

Carry Skip Adder (1A)

•
•

Copyright (c) 2013 – 2019 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

https://en.wikipedia.org/wiki/AND_gate
https://en.wikipedia.org/wiki/OR_gate
https://en.wikipedia.org/wiki/XOR_gate
https://en.wikipedia.org/wiki/NAND_gate

Please send corrections (or suggestions) to youngwlim@hotmail.com.

This document was produced by using OpenOffice and Octave.

Carry Lookahead Adder

Carry Lookahead Adder

$$p_i = a_i \oplus b_i$$

$$g_i = a_i \wedge b_i$$

$$c_1 = g_0 + p_0 \wedge c_0$$


$$c_2 = g_1 + p_1 \wedge c_1$$

$$c_3 = g_2 + p_2 \wedge c_2$$

$$c_4 = g_3 + p_3 \wedge c_3$$


generated carry

propagated carry




https://en.wikipedia.org/wiki/Carry-skip_adder

Propagated and Generated Carries





FA with P & G



Full adder with additional generate and propagate signals.


https://en.wikipedia.org/wiki/Carry-skip_adder

Gate Level Full Adder





[www.cs.tufts.edu/103/notes/Lecture14\(Adders-2\).pdf](http://www.cs.tufts.edu/103/notes/Lecture14(Adders-2).pdf)

CMOS Level Full Adder



<https://upload.wikimedia.org/wikiversity/en/1/18/RCA.Note.H.1.20151215.pdf>

CMOS Level Full Adder



<https://upload.wikimedia.org/wikiversity/en/1/18/RCA.Note.H.1.20151215.pdf>




Half Adder Implementation

Half Adder

$$S = a \oplus b$$



$$C = a \wedge b$$

Half Adder




https://people.eecs.berkeley.edu/~newton/Classes/CS150sp98/lectures/week6_2/sld007.htm

CMOS NAND Gate



https://people.eecs.berkeley.edu/~newton/Classes/CS150sp98/lectures/week6_2/sld007.htm

4-bit Full Adder with P and G



Half Adder

$$p_i = a_i \oplus b_i$$

$$g_i = a_i \wedge b_i$$

$$c_{i+1} = g_i + p_i c_i$$

$$s_i = p_i \oplus c_i$$

<https://upload.wikimedia.org/wikiversity/en/1/18/RCA.Note.H.1.20151215.pdf>

FA with P & G

For each operand input bit pair (a_i , b_i)

the propagate-conditions $p_i = a_i \oplus b_i$ are determined using an XOR-Gate .

When all propagate-conditions are true,


$$\begin{aligned} s &= p_{n-1} \wedge p_{n-2} \wedge \cdots \wedge p_1 \wedge p_0 = p_{[0:n-1]} \\ &= (a_{n-1} \oplus b_{n-1}) \wedge (a_{n-2} \oplus b_{n-2}) \wedge \cdots \wedge (a_1 \oplus b_1) \wedge (a_0 \oplus b_0) \end{aligned}$$

then the carry-in bit c_0 determines the carry-out bit.

c_0 can be propagated to c_{out} only when $s = 1$

https://en.wikipedia.org/wiki/Carry-skip_adder

C_0 propagation condition



c_0 can be propagated to c_{out} only when $s = 1$

$$s = p_{n-1} \wedge p_{n-2} \wedge \cdots \wedge p_1 \wedge p_0 = p_{[0:n-1]} \\ = (a_{n-1} \oplus b_{n-1}) \wedge (a_{n-2} \oplus b_{n-2}) \wedge \cdots \wedge (a_1 \oplus b_1) \wedge (a_0 \oplus b_0)$$

https://en.wikipedia.org/wiki/Carry-skip_adder

FA with P & G

The n-bit-carry-skip adder consists of
a n-bit **carry-ripple-chain**,
a n-input **AND-gate** and
one **multiplexer**.


Each propagate bit p_i that is provided by the carry-ripple-chain
is connected to the n-input AND-gate.

The resulting bit is used as the select bit of a multiplexer
that switches either the last carry-bit c_n or the carry-in c_0
to the carry-out signal c_{out}

$$s = p_{n-1} \wedge p_{n-2} \wedge \cdots \wedge p_1 \wedge p_0 = p_{[0:n-1]}$$

https://en.wikipedia.org/wiki/Carry-skip_adder

4-bit Carry Skip Adder



The n-bit-carry-skip adder consists of

a n-bit **carry-ripple-chain**,
a n-input **AND-gate** and
one **multiplexer**.

a multiplexer switches
either the last carry-bit c_n or the carry-in c_0
to the carry-out signal c_{out}



$$s = p_{n-1} \wedge p_{n-2} \wedge \cdots \wedge p_1 \wedge p_0 = p_{[0:n-1]}$$

when $s = 1$, $c_{out} \leftarrow c_0$

otherwise, internally generated carries
can be propagated to c_{out}


https://en.wikipedia.org/wiki/Carry-skip_adder

Carry Skip Chain Implementation



[www.cs.tufts.edu/103/notes/Lecture14\(Adders-2\).pdf](http://www.cs.tufts.edu/103/notes/Lecture14(Adders-2).pdf)


Carry Skip Chain Implementation



$p_i = H \Rightarrow g_i = L$
 $S = H \Rightarrow \text{All } g_i = L, i=0,1,2,3$




[www.cs.tufts.edu/103/notes/Lecture14\(Adders-2\).pdf](http://www.cs.tufts.edu/103/notes/Lecture14(Adders-2).pdf)

Carry Skip Chain Implementation




[www.cs.tufts.edu/103/notes/Lecture14\(Adders-2\).pdf](http://www.cs.tufts.edu/103/notes/Lecture14(Adders-2).pdf)


Carry Skip Chain Implementation



Carry Skip Adder



4-bit Carry Skip Adder with P and G



Half Adder

$$p_i = a_i \oplus b_i$$

$$g_i = a_i \wedge b_i$$


Half Adder

$$c_{i+1} = g_i + p_i \wedge c_i$$


$$s_i = p_i \oplus c_i$$

<https://upload.wikimedia.org/wikiversity/en/1/18/RCA.Note.H.1.20151215.pdf>

Carry Skip Adder



Carry Skip Adder



Block Carry Skip Adder


Block-carry-skip adders are composed of a number of carry-skip adders. There are two types of block-carry-skip adders. The two operands

$A = (a_{n-1}, a_{n-2}, \dots, a_1, a_0)$ and $B = (b_{n-1}, b_{n-2}, \dots, b_1, b_0)$ are split in k blocks of $(m_k, m_{k-1}, \dots, m_2, m_1)$ bits.

- Why are block-carry-skip-adders used?
- Should the block-size be constant or variable?
- Fixed block width vs. variable block width

https://en.wikipedia.org/wiki/Carry-skip_adder


Block Carry Skip Adder



$$p_i = a_i \oplus b_i$$


$$c_{out} = c_0 \text{ if } p_0 \wedge p_1 \wedge p_2 \wedge p_3$$

$$c_{out} = c_n \text{ otherwise}$$



https://en.wikipedia.org/wiki/Carry-skip_adder




Block Carry Skip Adder



https://en.wikipedia.org/wiki/Carry-skip_adder


Static Carry Circuit - using pass transistors

$$G = a \cdot b$$




Digital Electronics and Design with VHDL, V. A. Pedroni

Static Carry Circuit - using pass transistors



Digital Electronics and Design with VHDL, V, A < Pedroni

Static Carry Circuit – using pass transistors



References

- [1] en.wikipedia.org
- [2] Parhami, "Computer Arithmetic Algorithms and Hardware Designs"