# VHDL Libraries (1A)

Young Won Lim 02/19/2014 Copyright (c) 2014 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Please send corrections (or suggestions) to youngwlim@hotmail.com.

This document was produced by using OpenOffice and Octave.

Young Won Lim 02/19/2014

# Conversion between bit and standard-logic types

std_ulogic	to_std_logic
bit	to_bit
bit_vector	to_bv
sulv	to_sulv
slv	to_slv

# Conversion to unsigned and signed

unsigned signed

to\_unsigned to\_signed

# Conversion to ufixed and sfixed

ufixed	to_ufixed
sfixed	to_sfixed

# Conversion to float

float

to\_float

### Conversion to integer and real

integer	to_integer
real	to_real

VHDL Versions (1A)

### The numeric\_bit and numeric\_std Packages

VHDL Versions (1A)

#### The Numeric Unsigned Packages

# The Fixed-point Math Packages

### The Floating-Point Math Packages

#### The Standard Packages

**VHDL Versions (1A)** 

#### The Env Packages

#### References

- [1] http://en.wikipedia.org/
- [2] J. V. Spiegel, VHDL Tutorial, http://www.seas.upenn.edu/~ese171/vhdl/vhdl primer.html
- [3] J. R. Armstrong, F. G. Gray, Structured Logic Design with VHDL
- [4] Z. Navabi, VHDL Analysis and Modeling of Digital Systems
- [5] D. Smith, HDL Chip Design
- [6] http://www.csee.umbc.edu/portal/help/VHDL/stdpkg.html
- [7] VHDL Tutorial VHDL onlinewww.vhdl-online.de/tutorial/
- [8] P. J. Ashenden, "The Designer's Guide to VHDL"