

Structure (1A)

- Component

Copyright (c) 2012 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Please send corrections (or suggestions) to youngwlim@hotmail.com.

This document was produced by using OpenOffice and Octave.

Entity and Architecture



```
entity ent_a is
```

```
    port ( ... );
```


```
end ent_a;
```

```
architecture arch_a of ent_a is
```

```
    ...
```

```
end ent_a;
```

Many Architectures




```
entity ent_a is  
    port ( ... );  
end ent_a;
```

```
architecture arch_a1 of ent_a is  
    ...  
end ent_a;
```

```
architecture arch_a2 of ent_a is  
    ...  
end ent_a;
```

```
architecture arch_a3 of ent_a is  
    ...  
end ent_a;
```

Entity - Architecture Binding




Hierarchical Component

Entity Name



Architecture Name



Component Declaration

```
component comp1 is
  port ( );
end comp1;

component comp2 is
  port ( );
end comp2;

component comp3 is
  port ( );
end comp3;

component comp4 is
  port ( );
end comp4;
```

Only external view of a component

Component Name

comp1 comp2 comp3 comp4

Types and directions of a component ports


```
port ( );
```

Component Declaration

Entity Name



Architecture Name



Component Declaration

```
component comp1 is
  port ( );
end comp1;
component comp2 is
  port ( );
end comp2;
component comp3 is
  port ( );
end comp3;
component comp4 is
  port ( );
end comp4;
```

architecture aa of ee is



begin

Component Instantiation

```
U1: comp1 port map ( );
U2: comp2 port map ( );
U3: comp3 port map ( );
U4: comp4 port map ( );
```


end aa;

Component Instantiation

Entity Name



Architecture Name



Component Name



Instantiation Label

architecture **aa** of **ee** is




begin

Component Instantiation

```
U1: comp1 port map ( );  
U2: comp2 port map ( );  
U3: comp3 port map ( );  
U4: comp4 port map ( );
```

end **aa**;

Port Map




Positional & Named Associations

Entity Name



Architecture Name



```
port (I0, I1; in std_logic; O; out std_logic);
```

Local Port	=>	Actual Signal
------------	----	---------------

Positional Association

```
port map (A, B, TMP1);
```

Named Association

```
port map (I0=>A, I1=>B, O=>TMP1);
```

architecture **aa** of **ee** is

Component Declaration

```
component comp1 is
```

```
port ( );
```

```
end comp1;
```

begin

Component Instantiation

```
U1: comp1 port map ( );
```


```
U2: comp2 port map ( );
```

```
U3: comp3 port map ( );
```

```
U4: comp4 port map ( );
```

```
end aa;
```

Configuration



References

- [1] <http://en.wikipedia.org/>
- [2] J. V. Spiegel, VHDL Tutorial,
http://www.seas.upenn.edu/~ese171/vhdl/vhdl_primer.html
- [3] J. R. Armstrong, F. G. Gray, Structured Logic Design with VHDL
- [4] Z. Navabi, VHDL Analysis and Modeling of Digital Systems
- [5] D. Smith, HDL Chip Design
- [6] <http://www.csee.umbc.edu/portal/help/VHDL/stdpkg.html>
- [7] VHDL Tutorial - VHDL online www.vhdl-online.de/tutorial/