

Logic Families Static-2 (H.2)

20151215

Copyright (c) 2015 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

References

Some Figures from the following sites

- [1] <http://pages.hmc.edu/harris/cmosvlsi/4e/index.html>
Weste & Harris Book Site
- [2] en.wikipedia.org
- [3] Digital Integrated Circuits : A Design Perspective,
Jan M. Rabaey,
(<http://bwrcs.eecs.berkeley.edu/Classes/IcBook/>)
- [4] Digital Electronics and Design with VHDL
Pedroni

Other MOS Architectures

Static MOS

Pseudo-nMOS Logic

Transmission-gate Logic

BiCMOS Logic

Dynamic MOS

Dynamic Logic


Domino Logic

C2MOS Logic

Weak / Strong pMOS

the same size
pMOS, nMOS

double size pMOS
minimum size nMOS




Weak pMOS


hard to turn off nMOS
hard to become "H"
decreased input V_{th}

V_{iL}

to turn off nMOS
Vin have to be
closer to GND



a Unit Inverter




Strong pMOS

hard to turn off pMOS
hard to become "L"
increased input V_{th}

V_{iH}


to turn off nMOS
Vin have to be
closer to Vdd



Skewed Inverters


Low Skewed Inverter

fall delay : faster




Unskewed Inverter

Symmetric Inverter
Unit Inverter



High Skewed Inverter




rise delay : faster



$$\left(\frac{w}{L}\right)_p = 1 \left(\frac{w}{L}\right)_n$$


$$\left(\frac{w}{L}\right)_p = 2 \left(\frac{w}{L}\right)_n$$

$$\left(\frac{w}{L}\right)_p = 4 \left(\frac{w}{L}\right)_n$$




High Skewed Inverter

Unskewed Inverter





Unskewed Inverter
Unit Inverter




High Skewed Inverter

rise delay : faster




reduce
pMOS
size

reduce
nMOS
size



reduce
nMOS
size




Unskewed Inverter

Unskewed Inverter

High Skewed Inverter


Unskewed Inverter



$$C_{g0} = 1.5$$

γ_2

Unskewed Inverter Unit Inverter



$$C_{g0} = 3$$


γ_2

High Skewed Inverter

(rise delay : faster)


rise delay comparison

equal rise R




$$C_{g0} = 2,5$$

γ_2



equal fall R



fall delay comparison

Logic Effector : the same output current I
==> the same resistance


Unskewed Inverter

Unskewed Inverter

Unit Inverter

High Skewed Inverter


(rise delay : faster)



rise logical effort
 $G_u = 2.5/3 = 5/6 < 1$

reduced rise logical effort
—
 better rise delay

$\propto GH$



fall logical effort
 $G_d = 2.5 / 1.5 = 5/3 > 1$

increase fall logical effort
—
 worse fall delay


$\propto GH$

Unskewed Inverter Unit Inverter * 1/2

Unskewed Inverter Unit Inverter

High Skewed Inverter

(rise delay : faster)



$$\text{Gu} = 2.5/3 = 5/6 < 1$$

reduced rise logical effort
at the expense of increased fall logical effort

$$G_d = 2.5 / 1.5 = 5/3 > 1$$




suitable for rise delay critical application

i.e. when it is more important to reduce the rise delay than the fall delay


Low Skewed Inverter

fall delay : faster





Unskewed Inverter

Unit Inverter * 1/2



$$g_u = \frac{2}{1.5} = \frac{4}{3} > 1$$



$$g_d = \frac{2}{3} < 1$$

Low Skewed Inverter


Unskewed Inverter

Unit Inverter


suitable for fall delay
critical application

Ratioed Logic



resistive load



depletion load



pseudo-nMOS



weak
pMOS

$K_p \uparrow$



$L \rightarrow 0$ NM↑

Conflicting

$K_p \uparrow$


rise delay ↑

Cascade Connections of Ratioed Logic




Load Lines of Ratioed Logic




resistive load




depletion load




pseudo-nMOS




ideal model
current source



Charging Current Aspect




t_{PLH} : large





charging
current
drops
rapidly





t_{PLH} : small



takes shorter time



pseudo-nMOS




weak pMOS

$R_s \uparrow$ $L \rightarrow 0$ NM↑ Conflicting

$R_s \uparrow$ rise delay ↑


Low Skewed Inverter

fall delay : faster





Unskewed Inverter

Symmetric Inverter
Unit Inverter



2


I



competing


discharging current

Unskewed Inverter



$$g_u = \left(g_d \right) \times 3 = \frac{4}{9} \times 3 = \frac{4}{3} > 1$$

Unskewed Inverter



$$g_d = \frac{4}{3} / 3 = \frac{4}{9} < 1$$

