

Logic Families Static-1 (H.1)

20151215

Copyright (c) 2015 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

References

Some Figures from the following sites

- [1] <http://pages.hmc.edu/harris/cmosvlsi/4e/index.html>
Weste & Harris Book Site
- [2] en.wikipedia.org
- [3] Digital Integrated Circuits : A Design Perspective,
Jan M. Rabaey,
(<http://bwrcs.eecs.berkeley.edu/Classes/IcBook/>)
- [4] Digital Electronics and Design with VHDL
Pedroni

Other MOS Architectures

Static MOS

Pseudo-nMOS Logic

Transmission-gate Logic

BiCMOS Logic


Dynamic MOS

Dynamic Logic

Domino Logic

C2MOS Logic

Pseudo-nMOS Logic




simply replace all pMOS with just one pMOS that is always ON


Pull-Up transistor
weak (small W/L, large R)
always nMOS wins (Off-On)

Reduced circuit size
Large fan-in possible
(no pilled transistor)


static power consumption
Slow rising time (large R)
Slow falling time (competing nMOS & pMOS)
Weak 0




Transmission Gate Logic






Mux




XOR










pMOS only





nMOS only





Complimentary Pass-Transistor Logic



CPL XOR



CPL FA



C_i	00	01	11	10
0	0	1	1	1
1	1	1	1	1

C_i	00	01	11	10
0	0	1	1	1
1	1	1	1	1

