

Sequential Circuit Background

Copyright (c) 2011 - 2015 Young W. Lim.



Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Please send corrections (or suggestions) to youngwlim@hotmail.com.

This document was produced by using OpenOffice and Octave.




Latches and FF's

NOR-based SR Latch





SET	$S=1$ $R=0$	$Q=1$ $\bar{Q}=0$
RESET	$S=0$ $R=1$	$Q=0$ $\bar{Q}=1$
HOLD	$S=0$ $R=0$	$Q=\text{old } Q$ $\bar{Q}=\text{old } \bar{Q}$

NOR-based SR Latch States






SET	$S=1$ $R=0$	$Q=1$ $\bar{Q}=0$
RESET	$S=0$ $R=1$	$Q=0$ $\bar{Q}=1$
HOLD	$S=0$ $R=1$	$Q=\text{old } Q$ $\bar{Q}=\text{old } \bar{Q}$

NAND-based SR Latch



SET	$\bar{S}=0$ $\bar{R}=1$	$Q=1$ $\bar{Q}=0$
RESET	$\bar{S}=1$ $\bar{R}=0$	$Q=0$ $\bar{Q}=1$
HOLD	$\bar{S}=1$ $\bar{R}=1$	$Q=\text{old } Q$ $\bar{Q}=\text{old } \bar{Q}$


NAND-based SR Latch States





SET	$\bar{S}=0$ $\bar{R}=1$	$Q=1$ $\bar{Q}=0$
RESET	$\bar{S}=1$ $\bar{R}=0$	$Q=0$ $\bar{Q}=1$
HOLD	$\bar{S}=1$ $\bar{R}=1$	$Q=\text{old } Q$ $\bar{Q}=\text{old } \bar{Q}$

SR Latch Symbols


HOLD RESET SET





NOR based SR Latch



HOLD RESET SET




NAND based SR Latch




Active High and Low Inputs


Active High




Active High




Active High




Active Low




Active Low






Active Low



NOR-based D Latch





NOR-based D Latch





Master-Slave D FlipFlop


Master D Latch



Slave D Latch



Master-Slave D F/F




the hold output
of the master is
transparently
reaches the
output of the
slave



this value is
held for another
half period

Master-Slave D FlipFlop – Falling Edge

Master D Latch






Slave D Latch




Master-Slave D FlipFlop – Rising Edge

Master D Latch





Slave D Latch



D Latch & D FlipFlop



Level Sensitive D Latch

CK=1 transparent
CK=0 opaque



Edge Sensitive D FlipFlop

CK=1 → 0 transparent
else opaque



Advantages of Latches over FFs

Flipflop designs are very **easy to verify timing**


- Each path between flip-flops must be less than the clock period
- Tools check for skew, setup, and hold time violations
- Short paths are padded
(buffers are added to slow down the signals)
- Skew in flip-flop based systems affects the critical path

Most designs in industry are based on flip-flops

Latch designs are **more flexible** than a flip-flop design



- Need to CAD tools to make sure it works
- Can borrow time to allow a path to be longer than clock period
- Can tolerate clock skew
 - skew does not directly add to cycle time
- Less silicon area

Latches at the output ports





Forbidden State




NOR-based SR Latch




Gated SR Latch (SR=11)




Gated SR Latch (SR=11 to 01)





Gated SR Latch (SR=11 to 10)







SET
begins




Gated SR Latch (SR=11 to 00)




Gated SR Latch Oscillation State




Forbidden State Transition




Forbidden St




RESET, Hold




Forbidden St



SET, Hold





Forbidden St



Oscillation


Classical SR Latch Design

Master-Slave FF





* figures from
wikipedia.org


Master-Slave D FF



Master-Slave FF



Master-Slave FF




Master D
Latch


Slave D
Latch

Master-
Slave D F/F


Classical Edge Triggered FF



Output Stage Latch




Input Stage Latches




* figures from
wikipedia.org


Classical Edge Triggered FF




Classical Edge Triggered FF



Classical Edge Triggered FF





Output Stage Latch



$\text{CLK}=0 \rightarrow 1$
When $D=0$
HOLD \rightarrow RESET
When $D=1$
HOLD \rightarrow SET

$\text{CLK}=1 \rightarrow 0$
RESET \rightarrow HOLD
SET \rightarrow HOLD


Output Latch Operation (Classical Edge Triggered FF)



$\text{CLK}=0 \rightarrow 1$
When $D=0$
HOLD \rightarrow RESET
When $D=1$
HOLD \rightarrow SET

$\text{CLK}=1 \rightarrow 0$
RESET \rightarrow HOLD
SET \rightarrow HOLD

Set Operation (Classical Edge Triggered FF)




SET op for the output latch

When $\text{CLK}=1$, regardless of D


$\text{S}=0$ $\text{R}=1$

$\text{CLK}=0 \rightarrow \cancel{\text{S}=1} \rightarrow \text{CLK}=1$
 $\text{D}=1 \rightarrow \text{P}=0$



$\text{CLK}=0 \rightarrow \cancel{\text{S}=1} \rightarrow \text{CLK}=1$
 $\text{D}=0 \rightarrow \text{P}=1$

Reset Operation (Classical Edge Triggered FF)



RESET op for the output latch

When **CLK=1**, regardless of **D**


S=1

R=0

CLK=0 → ~~**R=1**~~ → **CLK=1**

D=0 / 1

Hold Operation (Classical Edge Triggered FF)



HOLD op for the output latch

When $\text{CLK}=0$, regardless of D

$S=1$

$R=1$


$\text{CLK}=1 \rightarrow R=0 \rightarrow \text{CLK}=0$

$D=0 \rightarrow P=1$

$\text{CLK}=1 \rightarrow S=0 \rightarrow \text{CLK}=0$

$D=1 \rightarrow P=1$


Forbidden Operation (Classical Edge Triggered FF)





Forbidden for the output latch

Impossible to enter

Clock Transition (Classical Edge Triggered FF)



Rising Edge Transition (Classical Edge Triggered FF)



Rising edge $\text{CLK}=0 \rightarrow 1$

HOLD \rightarrow RESET / SET



If $D=0$

$SR=11$

$SR=10$

If $D=1$

$SR=11$

$SR=01$



$\text{CLK}=1 \rightarrow R=0$

$D=0 \rightarrow P=1$

$\text{CLK}=1 \rightarrow S=0$

$D=1 \rightarrow P=1$

Falling Edge Transition (1) (Classical Edge Triggered FF)



Falling edge $CLK=1 \rightarrow 0$

SET \rightarrow HOLD

$SR=01$ \rightarrow $SR=11$


$CLK=0 \rightarrow S=1$

$D=1 \rightarrow P=0$

$CLK=0 \rightarrow S=1$

$D=0 \rightarrow P=1$

Falling Edge Transition (2) (Classical Edge Triggered FF)




Falling edge $CLK=1 \rightarrow 0$

RESET \rightarrow HOLD

$SR=10$ \rightarrow $SR=11$

$CLK=0 \rightarrow R=1$

$D=1$




$CLK=0 \rightarrow R=1$


$D=0$

Modern Latch Design



Edge Detector (1)




Edge Detector (2)





Edge Detector + D Latch = D FlipFlop



CMOS Latch Design



CMOS FlipFlop Design



Modern Latch Design

Registers

Toggling Input



Shift Register
Feedback Flip Flop

- JK Flip Flop
- T Flip Flop
- Toggling D Flip Flop




Pipeline Stage Register
Feedback Register

- FSM State Register
- Counter Register
-



Shift Register v.s. Pipeline Stage Register






JKFF & TFF v.s. FSM



Toggling DFF v.s. Counter




FF and Register Timing





Decimal

Bus Notation






Decimal

Register



FF Timing




input signal with a delay
ignored (ideal case)


input signal with a delay
explicitly shown

Register Timing


input signal with a delay explicitly shown




input signal with a delay explicitly shown




Shift Register Timing




Connected in serial,
but parallel assignments




Shift Register Timing – Cycle 1




Shift Register Timing – Cycle 2




Shift Register Timing – Cycle 3




Shift Register Timing – Cycle 4




Rotate






Divide By 2 with a Sign Extension





Toggling Input





Register with Parallel Load



Ripple Counter



Synchronous Binary Counter



Counters

Toggling Input




Shift Register
Feedback Flip Flop

- JK Flip Flop
- T Flip Flop
- Toggling D Flip Flop



Pipeline Stage Register
Feedback Register

- FSM State Register
- Counter Register
-

JKFF & TFF v.s. FSM





Toggling DFF v.s. Counter





Toggle Count Down

2^3	2^2	2^1	2^0
1	1	1	1
1	1	1	0
1	1	0	1
1	1	0	0
1	0	1	1
1	0	1	0
1	0	0	1
1	0	0	0
0	1	1	1
0	1	1	0
0	1	0	1
0	1	0	0
0	0	1	1
0	0	1	0
0	0	0	1
0	0	0	0




Toggle Count Up


2^3	2^2	2^1	2^0
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
1	0	1	0
1	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1




Ripple Counter - multiple clocks



Toggle Conditions




Toggle Conditions



0

$$x \oplus 0 = x$$



1

$$x \oplus 1 = \bar{x}$$

$$I_3 = C_3 \mathbf{xor} A_3$$

$$C_3 = A_2 A_1 A_0 \cdot EN$$

$$I_2 = C_2 \mathbf{xor} A_2$$

$$C_2 = A_1 A_0 \cdot EN$$


$$I_1 = C_1 \mathbf{xor} A_1$$

$$C_1 = A_0 \cdot EN$$


$$I_0 = C_0 \mathbf{xor} A_0$$

$$C_0 = 1 \cdot EN$$



Synchronous Binary Counter – a single clock



Toggle Conditions



Synchronous UpDown Counter – a single clock



References

- [1] <http://en.wikipedia.org/>
- [2] M. M. Mano, C. R. Kime, "Logic and Computer Design Fundamentals", 4th ed.
- [3] J. Stephenson, Understanding Metastability in FPGAs. Altera Corporation white paper. July 2009.