

CMOS Sequential Circuits

Seq-4 (H.4)

20151215

Copyright (c) 2015 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the
GNU Free Documentation License, Version 1.2 or any later version published by the Free Software
Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of
the license is included in the section entitled "GNU Free Documentation License".

References


Some Figures from the following sites

- [1] <http://pages.hmc.edu/harris/cmosvlsi/4e/index.html>
Weste & Harris Book Site
- [2] en.wikipedia.org
- [3] Digital Integrated Circuits : A Design Perspective,
Jan M. Rabaey,
(<http://bwrcs.eecs.berkeley.edu/Classes/IcBook/>)
- [4] Digital Electronics and Design with VHDL
Pedroni




Latch and FF with Enable

Enable



- Enable: ignore clock when en = 0
 - Mux: increase latch D-Q delay
 - Clock Gating: increase en setup time, skew



Flipflop with Enable



Register with Enable





Latch Design

□ Datapath latch


+

+


-



transparent and opaque mode






$\phi = H : \text{transparent}$




$\bar{\phi} = H : \text{opaque}$

Latch outputs for two different inputs




Flip-Flop Design

- Flip-flop is built as pair of back-to-back latches





Reset







- Force output low when reset asserted
- Synchronous vs. asynchronous



Synchronous / Asynchronous Reset



reset only for transparent



Set / Reset

- ❑ Set forces output high when enabled
- ❑ Flip-flop with asynchronous set and reset

