


CMOS Sequential Circuits

Seq-3 (H.3)

20151215

Copyright (c) 2015 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".



References

Some Figures from the following sites

[1] <http://pages.hmc.edu/harris/cmosvlsi/4e/index.html>
Weste & Harris Book Site


[2] en.wikipedia.org

[3] Digital Integrated Circuits : A Design Perspective,
Jan M. Rabaey,
(<http://bwrccs.eecs.berkeley.edu/Classes/lcBook/>)

[4] Digital Electronics and Design with VHDL
Pedroni

Sequencing Methods

- ❑ Flip-flops
- ❑ 2-Phase Latches
- ❑ Pulsed Latches



transparent

T_c

clk


clk

clk

Flip-Flops

FF


edge sensitive



2-Phase Transparent Latches

level sensitive







Latch





Timing Diagrams

Contamination and Propagation Delays


t_{pd}	Logic Prop. Delay
t_{cd}	Logic Cont. Delay
t_{pcq}	Latch/Flop Clk->Q Prop. Delay
t_{ccq}	Latch/Flop Clk->Q Cont. Delay
t_{pdq}	Latch D->Q Prop. Delay
t_{cdq}	Latch D->Q Cont. Delay
t_{setup}	Latch/Flop Setup Time
t_{hold}	Latch/Flop Hold Time



Logic Delay




Start to change






dirty contaminated $\rightarrow$ should not use these values

Completion



t_{pd}	Logic Prop. Delay
t_{cd}	Logic Cont. Delay

Clock to Output Delay (Flipflop)









start time contamination delay
completion time propagate delay

t_{pcq}	Latch/Flop Clk→Q Prop. Delay	max
t_{ccq}	Latch/Flop Clk→Q Cont. Delay	min





cf

Clock to Output Delay (Latch)




t_{pcq}	Latch/Flop Clk->Q Prop. Delay
t_{ccq}	Latch/Flop Clk->Q Cont. Delay
t_{pdq}	Latch D->Q Prop. Delay
t_{cdq}	Latch D->Q Cont. Delay

Setup & Hold Time (Latch & FF)



Max-Delay Path Constraints (FF)




Min-Delay Path Constraints (FF)

Min-Delay: Flip-Flops


$$t_{cd} \geq$$

$$t_{ccq} + t_{cd} > t_{hold}$$




normal p2

Q2



too fast p2



Q2




Hold Time Violation (FF)

Race Condition

- ❑ Back-to-back flops can malfunction from clock skew
 - Second flip-flop fires late
 - Sees first flip-flop change and captures its result
 - Called *hold-time failure* or *race condition*



Max Delay: 2-Phase Latches




Min-Delay: 2-Phase Latches


$$t_{cd1}, t_{cd2} \geq$$



Hold time reduced by nonoverlap

Paradox: hold applies twice each cycle, vs. only once for flops.

But a flop is made of two latches!







fast input

