

CMOS Sequential Circuits




Seq-2 (H.2)

20151215



Copyright (c) 2015 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Bistable Latch





NOR-based RS Latch





NAND-based RS Latch



Active Low





Clocked NOR-based RS Latch





NOR-based Clocked JK Latch




NOR-based D Latch






opaque



transparent

Master Slave D FlipFlop



Clocked CMOS (C²MOS) D Latch

