

# SRAM (H.1)

20151217

Copyright (c) 2015 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".


### **Static RAM (SRAM)**

- \* Data stored as long as power is on
- \* Large area (6 transistors / cell)
- \* Fast access time
- \* Differential

### **Dynamic RAM (DRAM)**



- \* Periodic refresh necessary
- \* Small area (1~3 transistors / cell)
- \* Slow access time
- \* Single ended

## Back-to-back inverters : Latch





restoring characteristic


bistable



## 6-Tr CMOS SRAM Bit Cell



## Diagram for a 4x4 Memory




Memory Subsystem  
Background

21

Young Won Lim  
12/1/15


## Selecting a Word



Memory Subsystem  
Background




18

Young Won Lim  
12/1/15



# Read 0

Before  
Reading





✓  $V$  drop slightly



0 → sense amp

# Read 1



Before  
Reading




# Write 0






# Write 1





# Bit Lines has large Capacitance


**READ**






to prevent malfunction

$R \uparrow V_L \downarrow$

small SLC





# Sense Amp




Multi stage Sense Amp = High Gain Curr Amp + Volt Amp

\* differential  
Amp







controlled by  
CSL  
(Column Selection Line)



Sense amp is shared by multiple bit lines (e.g. 32)


# Asynchronous SRAM

triggered  
asynchronously



triggered  
asynchronously

Asynchronous SRAM



Synchronous SRAM

