

Cache Design (H1)




20160530


Copyright (c) 2016 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".


Based on

M.J. Flynn & W. Luk
Computer System Design
System-on-Chip








$$2^{10} = 1K$$



$$2^{10} = 1K$$



$$2^{10} = 2^{8+2} = 2^8 \cdot 2^2$$




8-bits



$$2^{10} = 2^{8+2} = 2^8 \cdot 2^2$$



$$2^8 = 256$$




the total # of 's : $2^8 = 256$

each has 2^2 's

Byte Address & Word Address




Word Address & Set Address




Assume: 1 Line = 2 words (blocks)

2^3 sets

cache row (set address)




cache line (block)



{ = Cache row (only for the direct mapping)
only one line per row
≠ Cache row (set-associative, fully-associative)
more than one line per row

Assume: | Line = 4 words
(block)


cache line (block) →



- Tag
- a block of words

cache row (set)

row 0 00
row 1 01
row 2 10





Way

Way 0

Way 1

row 0 00
row 1 01
row 2 10




Line offset


which line in a set.

FA

only 1 set




4-Way SA




2-Way SA





Direct



Line Offset which line in a set.




set address



cf) Big Endian
Little Endian

1 word = 4 Bytes

Tag	Index Line set which Cache set (= cache line for direct map)	offset word which offset/word in a cache line	Byte Which byte in a word
-----	--	--	---------------------------------



1 word = 4 Bytes


word address

0000	0000	00				
0000	0100	01				
0000	1000	02				
0000	1100	03				
0001	0000	04				
0001	0100	05				
0001	1000	06				
0001	1100	07				

set address




00	00	0000	00				
00	00	0100	01				
00	00	1000	02				
00	00	1100	03				
00	01	0000	04				
00	01	0100	05				
00	01	1000	06				
00	01	1100	07				

Line



Assume 1 line = 4 words


Set address








direct mapping assumed

(line = set)


Fully Associative










ⓐ No index field for fully associative mapping






conventional CAM
content addressable memory






only 1 set





Direct Mapping





Set Associative Mapping

