

CMOS Pass Transistor (H.1)

20151219

Common Gate Mode (Pass Transistor)

Copyright (c) 2015 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

References

Some Figures from the following sites

- [1] <http://pages.hmc.edu/harris/cmosvlsi/4e/index.html>
Weste & Harris Book Site
- [2] en.wikipedia.org

Pass Transistor Configuration

Symmetric



Source & Drain

n MOS

V_{DS} +

$D \rightarrow S$

$V_D > V_S$



① Cut off

$$V_{GS} < V_t$$

② Linear



$$0 < V_t < V_{GS}$$



$$0 < V_t < V_{GD}$$

=

$$0 < V_t < V_{GS}$$

$$V_{PS} < V_{GS} - V_t$$

$$V_{GD} = V_{GS} - V_t$$

$$V_{GS} -$$

③ Saturation



$$0 < V_t < V_{GS}$$







$$V_{GD} < V_t$$

=

$$0 < V_t < V_{GS}$$


$$V_{GS} - V_t < V_{PS}$$

(*) also nMOS pass transistor must be in either SAT or LIN to "pass" v_i to v_o .



$$V_{PDS} = V_D - V_S$$

$$= V_{DD} - V_S > V_t$$



$$V_{GS} > V_t$$


$$V_{GD} > V_t$$

LIN

$$V_{GS} > V_t$$

$$V_{GD} < V_t$$

SAT




$$\begin{aligned} V_{GD} &= V_g - V_D \\ &= V_{DD} - V_{DD} = 0 \end{aligned}$$

$$\begin{aligned} V_{GS} &= V_g - V_s \geq V_t \\ V_{PD} - V_s &> V_t \\ V_{PD} - V_t &> V_s \end{aligned}$$

$$V_s < V_{PD} - V_t$$

(Condition): must not turn off



SAT

$$\begin{cases} V_{GS} > V_t \\ V_{DS} > V_{GS} - V_t \end{cases}$$

$$\begin{aligned} V_{GS} &= V_G - V_S \\ &= V_{DD} - V_S > V_t \\ V_{DS} &= V_D - V_S \\ &= V_{DD} - V_S > V_t \end{aligned}$$

$$V_{S,\min} = 0$$


$$V_{S,\max} = V_{DD} - V_t$$

$$V_S \in [0, V_{DD} - V_t]$$

$$V_{DS,\max} = V_{GS,\max} = V_{DD}$$


$$V_{DS,\min} = V_{GS,\min} = V_t$$

$$V_{DS} = V_{GS} \in [V_t, V_{DD}]$$




$$V_{DS} = V_{GS} > V_{GS} - V_t \Leftrightarrow V_{PS} = V_{GS}$$

$$V_{DS} = V_{GS} - V_t \Leftrightarrow V_{PS} > V_{GS} - V_t$$




$$V_s \in [0, V_{DD} - V_t]$$


$$V_{DS} = V_{GS} \in [V_t, V_{DD}]$$



Redraw



Tristate Buffer



A	EN	Y
0	0	Z) state
1	0	0) state
0	1	1) state
1	1	1) state

