

Operators

Young W. Lim

2020-04-27 Mon

Outline

- ① Based on
- ② Arithmetic Operators
- ③ Unary & Binary Operations
- ④ Shift Operations
- ⑤ Special Arithmetic Operations

Based on

"Computer Architecture: A Programmer's Perspective",
Bryant & O'Hallaron

I, the copyright holder of this work, hereby publish it under the following licenses: GNU head Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled GNU Free Documentation License.

CC BY SA This file is licensed under the Creative Commons Attribution ShareAlike 3.0 Unported License. In short: you are free to share and make derivative works of the file under the conditions that you appropriately attribute it, and that you distribute it only under a license compatible with this one.

Compling 32-bit program on 64-bit gcc

- `gcc -v`
- `gcc -m32 t.c`
- `sudo apt-get install gcc-multilib`
- `sudo apt-get install g++-multilib`
- `gcc-multilib`
- `g++-multilib`
- `gcc -m32`
- `objdump -m i386`

Integer Arithmetic Operations

- ① Load Effective Address
- ② Inc, Dec, Neg, Complement
- ③ Add, Sub, Mult, Xor, Or, And
- ④ Left shift, Arithmetic & Logical right shift

Integer Arithmetic Operations Table (1)

incl	D	$D \leftarrow D + 1$	Increment
decl	D	$D \leftarrow D - 1$	Decrement
negl	D	$D \leftarrow -D$	Negate
not	D	$D \leftarrow \sim D$	Complement
addl	S, D	$D \leftarrow D + S$	Add
suml	S, D	$D \leftarrow D - S$	Subtract
imull	S, D	$D \leftarrow D * S$	Multiply
xorl	S, D	$D \leftarrow D \oplus S$	Exclusive OR
orl	S, D	$D \leftarrow D S$	OR
andl	S, D	$D \leftarrow D \& S$	S
AND			
sall	k, D	$D \leftarrow D << k$	Left shift
shll	k, D	$D \leftarrow D << k$	Left shift
sarl	k, D	$D \leftarrow D >> k$	Arithmetic Right shift
shrl	k, D	$D \leftarrow D >> k$	Logical Left shift

Integer Arithmetic Operations Table (2)

incl D	$D + 1 \rightarrow D$	Increment
decl D	$D - 1 \rightarrow D$	Decrement
negl D	$\sim D \rightarrow D$	Negate
not D	$\sim D \rightarrow D$	Complement
addl S, D	$S + D \rightarrow D$	Add
suml S, D	$-S + D \rightarrow D$	Subtract
imull S, D	$S * D \rightarrow D$	Multiply
xorl S, D	$S \oplus D \rightarrow D$	Exclusive OR
orl S, D	$S D \rightarrow D$	OR
andl S, D	$S \& D \rightarrow D$	AND
sall k, D	$D << k \rightarrow D$	Left shift
shll k, D	$D >> k \rightarrow D$	Left shift
sarl k, D	$D >> k \rightarrow D$	Arithmetic Right shift
shrl k, D	$D >> k \rightarrow D$	Logical Left shift

1) Load Effective Address (1)

- `leal S, D ; &S -> D`
- `lea` (Load Effective Address)
- the same form as the instruction which reads from memory to a register
- the 1st operand looks like a memory reference
- no actual memory access
- just copy the location (effective address) to the destination
- used to generate pointers

1) Load Effective Address (2)

```
leal S, D      ; &S -> D
```

```
leal 7(%edx, %edx, 4), %eax
```

x is the value of %edx
x + 4*x + 7 -> %eax

Unary Operators

- the single operand serves both source and destination
 - a register
 - a memory location
- incl (%esp)
increments the element on the top of the stack

incl	D	$D \leftarrow D + 1$	Increment
decl	D	$D \leftarrow D - 1$	Decrement
negl	D	$D \leftarrow -D$	Negate
not	D	$D \leftarrow \neg D$	Complement

Binary Operators

- the **second** operand serves both source and destination
- the first operand (source)
 - an immediate value
 - a register
 - a memory location
- the second operand (destination)
 - a register
 - a memory location
- **movl** the two operands cannot both be memory locations

Unary & Binary Operators

```
incl (%esp)
subl %eax, %edx

addl %ecx, (%eax)
subl %edx, 4(%eax)
imull $16, (%eax, %edx, 4)
incl 8(%eax)
decl %ecx
subl %edx, %eax
```

Shift Operators (1)

```
int shift_left2_rightn(int x, int n)
{
    x <<= 2;
    x >>= n;
    return x;
}
```

```
movl 12(%ebp), %ecx
movl 8(%ebp), %eax
```

Shift Operators (2)

- S.A.L (*S*hift *A*rithmetic *L*eft)
- SH.L (*Sh*ift Logical *L*eft)
- S.A.R (*S*hift *A*rithmetic *R*ight)
- SH.R (*Sh*ift Logical *R*ight)

https://www.cs.umb.edu/~bobw/CS341/i386_Assembly/Instructions.pdf

SAL (Shift Arithmetic Left)

- salb count, dest
- salw count, dest
- sall count, dest
- $\text{dest} \leftarrow \text{dest} \ll \text{count}$

```
salw $4, %ax      ; count: idata, dest: reg
salb $4, label    ; count: idata, dest: mem
sall %cl, %eax   ; count: %cl,    dest: reg
salw %cl, label   ; count: %cl,    dest: mem
```

https://www.cs.umb.edu/~bobw/CS341/i386_Assembly/Instructions.pdf

SHL (Shift Logical Left)

- `shlb count, dest`
- `shlw count, dest`
- `shll count, dest`
- $\text{dest} \leftarrow \text{dest} \ll \text{count}$

```
shlw $4, %ax      ; count: idata, dest: reg
shlb $4, label    ; count: idata, dest: mem
shll %cl, %eax   ; count: %cl,    dest: reg
shlw %cl, label   ; count: %cl,    dest: mem
```

https://www.cs.umb.edu/~bobw/CS341/i386_Assembly/Instructions.pdf

SAR (Shift Arithmetic Right)

- sarb count, dest
- sarw count, dest
- sarl count, dest
- $\text{dest} \leftarrow \text{dest} \gg \text{count}$ with sign extension

```
sarw $4, %ax      ; count: idata, dest: reg  
sarb $4, label    ; count: idata, dest: mem  
sarl %cl, %eax    ; count: %cl,    dest: reg  
sarw %cl, label    ; count: %cl,    dest: mem
```

https://www.cs.umb.edu/~bobw/CS341/i386_Assembly/Instructions.pdf

SHR (Shift Logical Right)

- shrb count, dest
- shrw count, dest
- shrl count, dest
- $\text{dest} \leftarrow \text{dest} \gg \text{count}$ (without sign extension)

```
shrw $4, %ax      ; count: idata, dest: reg
shr $4, label     ; count: idata, dest: mem
shrl %cl, %eax   ; count: %cl,    dest: reg
shrw %cl, label   ; count: %cl,    dest: mem
```

https://www.cs.umb.edu/~bobw/CS341/i386_Assembly/Instructions.pdf

Arithmetic Routine

```
int arith(int x, int y, int z)
{
    int t1 = x+y;
    int t2 = z*48;
    int t3 = t1 & 0xFFFF;
    int t4 = t2 * t3;

    return t4;
}
```

```
movl 12(%ebp), %eax
movl 16(%ebp), %edx
addl 8(%ebp), %eax
leal (%edx, %edx, 2), %edx
sall $4, %edx
andl $65536, %eax
imull %eax, %edx
movl %edx, %eax
```

Special Arithmetic Instructions (1)

- two operand imull
 - generates a 32-bit product from two 32-bit operands
 - when truncating the product to 32-bits both unsigned multiply and 2's complementary multiply have the same bit-level behavior
- one operand multiply instructions
 - to compute the full 64-bit product of two 32-bit values
 - one for unsigned (mull)
 - one for two's complement (imull)

Special Arithmetic Instructions

```
; ; Signed Full Multiply  
imull S      ; ; R[%edx]:R[%eax] <- S x R[%eax]  
; ; Unsigned Full Multiply  
mull S      ; ; R[%edx]:R[%eax] <- S x R[%eax]  
; ; Convert to quad word  
cltd        ; ; R[%edx]:R[%eax] <- SignExtend(R[%eax])  
; ; Signed Divide  
idivl S      ; ; R[%edx] <- R[%edx]:R[%eax] mod S  
              ; ; R[%eax] <- R[%edx]:R[%eax] / S  
; ; Unsigned Divide  
divl S      ; ; R[%edx] <- R[%edx]:R[%eax] mod S  
              ; ; R[%eax] <- R[%edx]:R[%eax] / S  
:  
:
```

Special Arithmetic Examples

```
movl 8(%ebp), %eax  
imull 12(%ebp)  
pushl %edx  
pushl %eax
```

```
movl 8(%ebp), %eax  
cltd  
idivl 12(%ebp)  
pushl %eax  
pushl %edx
```