

MOSFET Theory (H.3)

20160407

Various nMOS Capacitance

Copyright (c) 2015 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

① Oxide related Cap.

* Voltage dependent components

depends on inversion channel.

affected by mode (OFF, LIN, SAT)


* Voltage independent components

overlap capacitance

② Diffusion Area Cap.


Junction Capacitance

Channel Stop Implant



Top View

inversion channel can exist in this region




cross section view

To prevent unwanted parasitic channel

- ① P^+ doped region (heavily doped)
- ② FOX: Field oxide (SiO_2)

- * Channel stopper

Channel Length







$$L = L_M - 2L_D$$




① L_M : Mask Length


② L : Channel Length.

③ L_D : Overlapped Length












metal
layer






more actual Geometry




Short
channel





Oxide related Cap.

— Voltage dependent component



polysilicon / metal
↓
 SiO_2 ↑ dielectric



Oxide related Cap.


— Voltage independent component

Overlap Capacitance

$$\left\{ \begin{array}{l} C_{gs0} = C_{ox} \cdot W \cdot L_D \\ C_{gpo} = C_{ox} \cdot W \cdot L_D \\ C_{gbo} = C_{ox} \cdot W_{ov} \cdot L_M \end{array} \right\} \text{ voltage independent}$$

$$\left\{ \begin{array}{l} C_{gb} = C_{ox} \cdot W \cdot L \end{array} \right\} \text{ voltage dependent}$$

non zero only in **CUT OFF** mode



Overlap Capacitance


* voltage independent component


- not related to inversion channel
- constant under different operating mode
cut off, linear, saturation

$$C_{gs0} = C_{ox} \cdot W \cdot L_D$$

$$C_{gd0} = C_{ox} \cdot W \cdot L_D$$


$$2C_{gbo} = 2C_{ox} \cdot W_{ov} \cdot L_n$$





Oxide related Cap.

— Voltage dependent component



Voltage dependent

① Cut off

$$C_{GS} = 0$$

$$C_{GD} = 0$$

$$C_{GB} = (C_{ox}) \cdot W \cdot L$$

$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$$

② Linear

$$C_{GS} = \frac{1}{2} (C_{ox}) \cdot W \cdot L$$

$$C_{GD} = \frac{1}{2} (C_{ox}) \cdot W \cdot L$$

$$C_{GB} = 0$$

③ Saturation

$$C_{GS} = \frac{2}{3} (C_{ox}) \cdot W \cdot L$$


$$C_{GD} = 0$$

$$C_{GB} = 0$$

Oxide related Cap.


— Voltage dependent component

OFF




no channel

LIN




full channel

SAT



reduced channel

Oxide-related Capacitance - Cut Off



OFF


$$V_{GS} < V_t$$

* Voltage dependent component


$$C_{GS} = 0$$

$$C_{GD} = 0$$

$$C_{GB} = C_{ox} \cdot W \cdot L$$



Oxide-related Capacitance - Linear



LIN

$$V_t < V_{GS}$$




$$V_{DS} < V_{GS} - V_t$$

* Voltage dependent component


$$C_{GS} = \frac{1}{2} C_{ox} \cdot W \cdot L$$

$$C_{GD} = \frac{1}{2} C_{ox} \cdot W \cdot L$$

$$C_{GB} = 0$$



Oxide-related Capacitance - Saturation



SAT

$$V_t < V_{GS}$$




$$V_{DS} > V_{GS} - V_t$$


* Voltage dependent component

$$C_{GS} = \frac{2}{3} \cdot C_{ox} \cdot W \cdot L$$

$$C_{GD} = 0$$

$$C_{GB} = 0$$





① Cut off

$$C_{gs} = 0$$

$$C_{gd} = 0$$

$$C_{gb} = C_{ox} \cdot W \cdot L$$

② Linear

$$C_{gs} = \frac{1}{2} C_{ox} \cdot W \cdot L$$

$$C_{gd} = \frac{1}{2} C_{ox} \cdot W \cdot L$$


$$C_{gb} = 0$$

③ saturation

$$C_{gs} = \frac{2}{3} C_{ox} \cdot W \cdot L$$

$$C_{gd} = 0$$

$$C_{gb} = 0$$



$$V_T < V_{GS} < V_T + V_{DS}$$




$$V_{DS} > V_{GS} - V_T$$



SAT

$$V_T + V_{DS} < V_{GS}$$

$$V_{DS} < V_{GS} - V_T$$

LIN





- ① OFF $V_{gs} < V_t$
 no inversion channel
 Gate-Body Capacitance C_{gb}
 inc V_{gs} ($0 < V_{gs} < V_t$)
 : depletion region $\uparrow$ $d \uparrow$ $C_{gb} \downarrow$

- ② LIN $V_{gs} > V_t$ $V_{ds} < V_{gs} - V_t$
 inversion channel — connected to S & D
 $C_{gs} = C_0/2 = C_{gd}$
 $V_{ds} \uparrow$ $C_{gs} > C_0/2 > C_{gd}$ $Q_{gs} \leftarrow Q_{gd}$

- ③ SAT $V_{gs} > V_t$ $V_{ds} > V_{gs} - V_t$
 pinch off the channel
 only $C_{gs} = \frac{2}{3} C_0$

* O_x - Related Capacitance

① Voltage dependent component

	① Cut off	② Linear	③ saturation
Q_S	$C_{GS} = 0$	$C_{GS} = \frac{1}{2} C_{ox} \cdot W \cdot L$	$C_{GS} = \frac{2}{3} C_{ox} \cdot W \cdot L$
Q_D	$C_{GD} = 0$	$C_{GD} = \frac{1}{2} C_{ox} \cdot W \cdot L$	$C_{GD} = 0$
Q_B	$C_{GB} = C_{ox} \cdot W \cdot L$	$C_{GB} = 0$	$C_{GB} = 0$

② Voltage independent component (Overlap capacitance)

	① Cut off	② Linear	③ saturation
Q_{SD}		$C_{QSD} = C_{ox} \cdot W \cdot L_D$	
Q_{DO}		$C_{QDO} = C_{ox} \cdot W \cdot L_D$	
Q_{BO}		$2 \cdot C_{QBO} = 2 C_{ox} \cdot W_{ov} \cdot L_M$	

* Total Capacitance & Gate Capacitance

	① Cut off	② Linear	③ saturation
total C_{gs}	0 + C_{gs0}	$\frac{1}{2} C_{ox} \cdot W \cdot L + C_{gs0}$	$\frac{2}{3} C_{ox} \cdot W \cdot L + C_{gs0}$
Total C_{gd}	0 + C_{gd0}	$\frac{1}{2} C_{ox} \cdot W \cdot L + C_{gd0}$	0 + C_{gd0}
total C_{gb}	$C_{ox} \cdot W \cdot L + 2C_{gb0}$	0 + $2 \cdot C_{gb0}$	0 + $2 \cdot C_{gb0}$

C_g

① Cut off

$C_{ox} \cdot W \cdot L$

$+ C_{gs0}$
 $+ C_{gd0}$
 $+ 2 C_{gb0}$

② Linear


$C_{ox} \cdot W \cdot L$

$+ C_{gs0}$
 $+ C_{gd0}$
 $+ 2 C_{gb0}$




③ saturation



$\frac{2}{3} C_{ox} \cdot W \cdot L$

$+ C_{gs0}$
 $+ C_{gd0}$
 $+ 2 C_{gb0}$



p-n Junction Capacitance








reverse bias $\uparrow$ (d) $\uparrow$ $C_d \downarrow$

$$C_d = \frac{\epsilon_0 \epsilon_s S}{d}$$

cross section area
distance



Space charge
fixed, immobile



$V_R \uparrow$ $d \uparrow$ $C(V_R) \downarrow$

$$C_j = \frac{dq}{dv}$$

incremental charge-storage
capacitance

$$C_j = \frac{dq}{dv}$$

incremental charge-storage capacitance
defined as a small signal quantity

$$q_j = \boxed{Q_j} + \boxed{q_j}$$



$$V_D = \boxed{V_D} + \boxed{v_d}$$

DC Voltage

small-signal
voltage

junction capacitance

$$C_j = \frac{q_j}{v_d} = \frac{\Delta q_j}{\Delta V_D}$$



V_D : reverse bias

think flipped graph

$-V_D$

Junction Capacitance


② Junction $\rightarrow$ location

η^+ diffusion area	S & D of nMOS
p^+ diffusion area	S & D of pMOS


② Junction $\rightarrow$ reverse biased
under normal operating conditions
(OFF, LIN, SAT)

depletion capacitance - function (reverse bias voltage)

Space charge




Junction Capacitance



OFF


$$V_{GS} < V_t$$



LIN

$$V_t < V_{GS}$$

$$V_{DS} < V_{GS} - V_t$$




SAT

$$V_t < V_{GS}$$


$$V_{DS} > V_{GS} - V_t$$

Oxide-related Capacitance



OFF


$$V_{GS} < V_t$$



LIN

$$V_t < V_{GS}$$


$$V_{DS} < V_{GS} - V_t$$



SAT




$$V_t < V_{GS}$$





$$V_{DS} > V_{GS} - V_t$$



Simple nMOS Modelings for hand calculations

Chalmers.se Kjell Jeppson
Integrated Circuit Design





$$V_1 - V_t > V_2$$



LIN

$$I_{DS} \propto V_{DS}$$

$$V_1 - V_t < V_2$$

SAT

$$I_{DS} = I_{SAT}$$




- $V_{GS} < V_t$ • cut off
- $V_{GS} > V_t$
 - $V_{GD} > V_t = V_{DS} < V_{GS} - V_t$
 - Linear (S-side channel, D-side channel)
 - $V_{GD} < V_t = V_{DS} > V_{GS} - V_t$
 - saturation (S-side channel, ~~D-side channel~~)

$$C_G = WL C_{ox}$$


LIN

$$V_{DS} < V_{DSAT}$$





SAT

$$V_{DS} > V_{DSAT}$$



$$V_{DS} < V_{GS} - V_t$$

$$V_{DS} > V_{GS} - V_t$$



Simple Models

①



LIN

$V_{DS} < V_{DSAT}$

$C_G = WL C_{ox}$

SAT

$V_{DS} > V_{DSAT}$





②

LIN

$V_{DS} < V_{DSAT}$

SAT

$V_{DS} > V_{DSAT}$



① Cut off

② Linear

③ Saturation

total C_{GS}

$0 + C_{GS0}$

$\frac{1}{2} C_{ox} \cdot W \cdot L + C_{GS0}$

$\frac{2}{3} C_{ox} \cdot W \cdot L + C_{GS0}$

total C_{GD}

$0 + C_{GD0}$

$\frac{1}{2} C_{ox} \cdot W \cdot L + C_{GD0}$

$0 + C_{GD0}$



total C_{GB}

$C_{ox} \cdot W \cdot L + 2 C_{GB0}$


$0 + 2 \cdot C_{GB0}$


$0 + 2 \cdot C_{GB0}$

Junction Cap $\rightarrow$ Load Cap





Simple Model (III)





Other nMOS Capacitance Modelling



C_G

nMOS Gate Capacitance




	① Cut off	② Linear	③ saturation
oxide related capacitance	$C_{ox} \cdot W \cdot L$	$C_{ox} \cdot W \cdot L$	$\frac{2}{3} C_{ox} \cdot W \cdot L$
overlap capacitance	$+ C_{gs0}$ $+ C_{gd0}$ $+ 2 C_{gb0}$	$+ C_{gs0}$ $+ C_{gd0}$ $+ 2 C_{gb0}$	$+ C_{gs0}$ $+ C_{gd0}$ $+ 2 C_{gb0}$

$$C_G = C_{ox} \cdot W \cdot L$$

$$C_{gs} = \frac{1}{2} C_G$$

$$C_{gd} = \frac{1}{2} C_G$$

C_S & C_D



Gate
Capacitance



$$C_S = C_{GS} + C_{SB}$$

$$C_D = C_{GD} + C_{DB}$$

C_G

Uyemura

Oxide Cap & Junction Cap



$$C_S = C_{GS} + C_{SB}$$

$$C_D = C_{GD} + C_{DB}$$

Gate Capacitance



Oxide Capacitance

Junction Capacitance (Diffusion, depletion)



Uyemura

① Oxide Capacitance

C_g





$$C_g = C_{ox} L' W$$




Oxide Related Capacitance

② Junction Capacitance

C_s, C_D





sidewall C_{sw} bottom C_{bot}




Junction Capacitance

① Oxide Capacitance



$$C_G = C_{ox} L'W$$




Gate
Capacitance

$$C_S = C_{GS} + C_{SB}$$

$$C_D = C_{GD} + C_{DB}$$




C_G

Uyemura



Oxide Related Capacitance

② Junction Capacitance




sidewall

bottom

C_{sw}

C_{bot}




Junction Capacitance

$$C_s = C_{GS} + C_{SB}$$



$$C_D = C_{GD} + C_{DB}$$

Junction Capacitance
(Diffusion, depletion)

Uyemura



Further Simplification for hand calculations




✖




Cs, Cd consists of diffusion capacitance only

~~~~~

$$C_G = C$$



$$C_S = C_D = C$$



Gate Capacitance

$$C = C_{GS} + C_{GD}$$

$C_G$

Junction Capacitance  
(Diffusion, depletion)


$$C_{SB} = C_S = C$$

$$C_{DB} = C_D = C$$

$$C_{diff}$$


Weste

pMos




normally  
twice bigger

nMos





# Miller Capacitance




$$Q_{init} = C \cdot (0 - V_{pp}) = -C V_{pp}$$


$$Q_{final} = C \cdot (V_{pp} - 0) = +C V_{pp}$$

$$Q_{total} = Q_{final} - Q_{init} = 2C V_{pp}$$








Oxide Related Capacitance




Oxide Related Capacitance






Oxide Related Capacitance



Oxide Related Capacitance



Baker Cmosedu

# References

Some Figures from the following sites

[1] <http://pages.hmc.edu/harris/cmosvlsi/4e/index.html>  
Weste & Harris Book Site

[2] [en.wikipedia.org](http://en.wikipedia.org)

[3] Uyemura, Introduction to VLSI Circuits and Systems

