

MOSFET Theory (H.1)


20160227

Principles of nMOS Capacitor


Copyright (c) 2015 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".


MOS Capacitor





Metal / polysilicon
Oxide - insulator
Silicon




Capacitor C



R.C



Capacitor



Definition - What does *Positive Charge* mean?

In an atom, a positive charge occurs when an atom has more protons than electrons. The proton is what determines its positive charge. It is denoted with a plus (+) sign. It attracts negative charges and repels other positive charges. In NaCl, the sodium cations, Na^+ , are neutralized by chlorine anions, Cl^- .




In general, metals lose electrons to form positively charged ions (Fe^{+2} , Au^{+3} , Ag^+), and nonmetals gain electrons to form negatively charged ions.

A positive charge is also known as a cation.


In a battery, the positive end (or cathode) is attractive to electrons, due to its positive charge. Metal loss at anodic sites in an electrochemical cell occurs when the metal atoms give up one or more electrons and move as positively charged ions into the electrolyte.

<https://www.corrosionpedia.com/>

Delay Example: Full Adder



majority carrier




Metal / polysilicon
Oxide - insulator
Silicon

n-type

added impurities
⇒ extra electrons
⇒ majority carrier

Donor

n-type Semiconductor




p-type


added impurities
⇒ extra hole
⇒ majority carrier

Acceptor

p-type Semiconductor



Acceptor Doping Impurities



Covalent Bonding

an Impurity atom
and vacancy


Vacancy v.s. hole

immobile ion


⊖ negative ion

⊕ positive ion

vacancies





holes




vacancies



holes




Deplete 'mobile' carriers



holes are repelled by +

Invert carrier type (majority \rightarrow minority)




holes are repelled by +


electrons are attracted toward the surface

		majority carrier	minority carrier
donor	p-type	electrons	holes
acceptor	n-type	holes	electrons


Invert carrier type (majority \rightarrow minority)



current can flow in either direction, depending on V_{DS}
not in the depletion layer
but in the inversion layer




MOS structure : V_{GB} Bias



Accumulation

majority carriers




attracts
holes

$$V_{GB} < 0$$

Depletion

majority carriers




repels
holes

$$0 < V_{GB} < V_t$$

Inversion



minority carrier





repels holes
attracts electrons



$$V_t < V_{GB}$$

Layers






Surface



Gate and body form MOS capacitor





Operating modes

$V_g < 0$ - Accumulation hole
 $0 < V_g < V_t$ - Depletion hole
 $V_g > V_t$ - Inversion electron



depletion - (no) mobile carrier (hole or electrons)

Substrate connection



nMOS Symbols

Although the MOSFET is a four-terminal device with source (S), gate (G), drain (D), and body (B) terminals, the body (or substrate) of the MOSFET is often connected to the source terminal, making it a three-terminal device like other field-effect transistors.

<http://electronics.stackexchange.com/questions/72582/mosfet-why-the-drain-and-source-are-different>

Latch-up


Body Effect

MOS Bias

?


$$V_{gs} > 0$$

$$V_{ds} > 0$$



$$V_g > V_t$$

$$V_{gs} > V_t$$



Source (S)


Substrate (B)

body

bulk

physical connection

Pn junction





physical connection S-B


$\rightarrow V_B = V_S$
 same potential

$V_B = V_S$

OFF



Embedded BJT.





S-B physical connection
 $V_{BE} = 0V$
emitter Same voltage

⇒ turns off the



embedded BJT

⇒ no drain current


Substrate Tab



Horizontal & Vertical Bias



Vertical



Horizontal

5	5	5	5	5	5
4	4	4	4	4	4
3	3	3	3	3	3
2	2	2	2	2	2
1	1	1	1	1	1
0	0	0	0	0	0

5	6	7	8	9	10
4	5	6	7	8	9
3	4	5	6	7	8
2	3	4	5	6	7
1	2	3	4	5	6
0	1	2	3	4	5

+


scaling

0	1	2	3	4	5
0	1	2	3	4	5
0	1	2	3	4	5
0	1	2	3	4	5
0	1	2	3	4	5
0	1	2	3	4	5


0	2.5	3.0	3.5	4.0	4.5	5.0
0	2.0	2.5	3.0	3.5	4.0	4.5
0	1.5	2.0	2.5	3.0	3.5	4.0
0	1.0	1.5	2.0	2.5	3.0	3.5
0	0.5	1.0	1.5	2.0	2.5	3.0
0	0.0	0.5	1.0	1.5	2.0	2.5

↓

5	6	7	8	9	10
4	5	6	7	8	9
3	4	5	6	7	8
2	3	4	5	6	7
1	2	3	4	5	6
0	1	2	3	4	5



inversion channel shape



```
octave:16> a
```

```
a =
```

```
5 5 5 5 5 5
4 4 4 4 4 4
3 3 3 3 3 3
2 2 2 2 2 2
1 1 1 1 1 1
0 0 0 0 0 0
```

```
octave:17>
```

```
octave:17> b
```

```
b =
```

```
0.00000 1.40000 2.80000 4.20000 5.60000 7.00000
0.00000 1.40000 2.80000 4.20000 5.60000 7.00000
0.00000 1.40000 2.80000 4.20000 5.60000 7.00000
0.00000 1.40000 2.80000 4.20000 5.60000 7.00000
0.00000 1.40000 2.80000 4.20000 5.60000 7.00000
0.00000 1.40000 2.80000 4.20000 5.60000 7.00000
```

```
octave:18> c
```

```
c =
```

```
5.00000 6.40000 7.80000 9.20000 10.60000 12.00000
4.00000 5.40000 6.80000 8.20000 9.60000 11.00000
3.00000 4.40000 5.80000 7.20000 8.60000 10.00000
2.00000 3.40000 4.80000 6.20000 7.60000 9.00000
1.00000 2.40000 3.80000 5.20000 6.60000 8.00000
0.00000 1.40000 2.80000 4.20000 5.60000 7.00000
```


```
octave:19> d
```

```
d =
```

```
2.91667 3.73333 4.55000 5.36667 6.18333 7.00000
2.33333 3.15000 3.96667 4.78333 5.60000 6.41667
1.75000 2.56667 3.38333 4.20000 5.01667 5.83333
1.16667 1.98333 2.80000 3.61667 4.43333 5.25000
0.58333 1.40000 2.21667 3.03333 3.85000 4.66667
0.00000 0.81667 1.63333 2.45000 3.26667 4.08333
```



Handwritten annotations: a yellow highlight under the command line, a green highlight under the output, and a green arrow pointing from a circled minus sign on the right to a circled plus sign on the left.

Channel \rightarrow Inversion Layer



Electric Field



- Horizontal V_{DS}
- Vertical V_{GS}



Inversion

Inversion


inverted
channel
equipotential
lines



$$V_t < V_{GS}$$


$$V_t < V_{GS}$$

V_{DS} Bias



Inversion


$$V_t < V_{GS}$$



Inversion

$$V_t < V_{GS}$$


inverted
channel
equipotential
lines



SAT

$$V_{GD} < V_t$$

$$V_{DS} > V_{GS} - V_t$$



LIN


$$V_t < V_{GD}$$

$$V_{DS} < V_{GS} - V_t$$

Operation Modes

$$V_{gs} < V_t$$


no channel




• Cut off

$$V_{gs} > V_t$$

inversion




• linear
• saturated



current I_{ds} increases

linearly with increasing V_{ds}




current I_{ds} increases


no more with increasing V_{ds}

Saturated

$V_{GS} < V_T$




$V_{GS} \gg V_T$




Linear operating region (ohmic mode)


$V_{GS} \gg V_T$




Saturation mode at point of pinch-off




Saturation mode



- ① $V_{DS} < V_{GS} - V_T \Leftrightarrow V_T < V_{GS} - V_{DS} \Leftrightarrow V_T < V_{GD}$
- ② $V_{DS} = V_{GS} - V_T \Leftrightarrow V_T = V_{GS} - V_{DS} \Leftrightarrow V_T = V_{GD}$
- ③ $V_{DS} > V_{GS} - V_T \Leftrightarrow V_T > V_{GS} - V_{DS} \Leftrightarrow V_T > V_{GD}$




Channel Existence Conditions



$$V_{GS} > V_t$$

existence of a channel at the (S) side



$$V_{GD} > V_t$$


existence of a channel at the (D) side

$$V_{GD} = V_{GS} - V_{DS} > V_t$$

$$V_{GS} - V_t > V_{DS}$$

$$V_{GD} > V_t \iff V_{DS} < V_{GS} - V_t$$


Linear



$$V_{GS} > V_t$$


$$V_{GD} > V_t$$

$$V_{DS} < V_{GS} - V_t$$



Resistor


Saturation



$$V_{GS} > V_t$$

$$V_{GD} < V_t$$

$$V_{DS} > V_{GS} - V_t$$



bottleneck
→ constant current.

Saturated current

References

Some Figures from the following sites

[1] <http://pages.hmc.edu/harris/cmosvlsi/4e/index.html>
Weste & Harris Book Site

[2] en.wikipedia.org