

CMOS Inverter (H.3)

20151218

Inverter Fall Delay
Inverter Rise Delay
Inverter Propagation Delay
Inverter Gate Delay



Copyright (c) 2015 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".




References

Some Figures from the following sites


- [1] <http://pages.hmc.edu/harris/cmosvlsi/4e/index.html>
Weste & Harris Book Site
- [2] en.wikipedia.org







Fall Time





nMOS Resistance





Rise Time





Fall Time



$$i = -C_{out} \frac{dV_{out}}{dt} = \frac{V_{out}}{R_n}$$

$$V_{out}(t) = V_{pp} e^{-t/z_n}$$

$$z_n = R_n C_{out}$$

$$\frac{V_{out}}{V_{pp}} = e^{-t/z_n} \quad t = -z_n \ln\left(\frac{V_{out}}{V_{pp}}\right)$$

$$= z_n \ln\left(\frac{V_{pp}}{V_{out}}\right)$$

$$t_f = \text{time (10\%)} - \text{time (90\%)}$$



$$= z_n \ln\left(\frac{V_{pp}}{0.9V_{pp}}\right) - z_n \ln\left(\frac{V_{pp}}{0.1V_{pp}}\right)$$

$$= z_n \left(\ln(10) - \ln\left(\frac{10}{9}\right) \right) = z_n \ln\left(10 \cdot \frac{9}{10}\right)$$

$$= z_n \ln(9)$$

$$t_f = 2.2 z_n = 2.2 R_n C_{out}$$

Rise Time



$$i = -C_{out} \frac{dV_{out}}{dt} = \frac{V_{pp} - V_{out}}{R_p}$$

$$V_{out}(t) = V_{pp} \left(1 - e^{-t/\tau_p}\right) \quad \boxed{\tau_p = R_p C_{out}}$$

$$\frac{V_{out}}{V_{pp}} = 1 - e^{-t/\tau_p} \quad t = -\tau_p \ln \left(1 - \frac{V_{out}}{V_{pp}}\right)$$

$$= \tau_p \ln \left(\frac{V_{pp}}{V_{pp} - V_{out}}\right)$$

$$t_r = \text{time } (90\%) - \text{time } (10\%)$$



$$= \tau_p \ln \left(\frac{V_{pp}}{(1-0.9)V_{pp}}\right) - \tau_p \ln \left(\frac{V_{pp}}{(1-0.1)V_{pp}}\right)$$

$$= \tau_p \left(\ln(10) - \ln\left(\frac{10}{9}\right) \right) = \tau_p \ln\left(10 \cdot \frac{9}{10}\right)$$

$$= \tau_p \ln(9)$$

$$\boxed{t_r = 2.2 \tau_p}$$

Propagation Delay



$$V_{out}(t) = V_{DD} e^{-t/z_n}$$

$$V_{out}(t) = V_{DD} (1 - e^{-t/z_p})$$

$$\frac{V_{out}}{V_{DD}} = e^{-t/z_n}$$

$$\frac{V_{out}}{V_{DD}} = 1 - e^{-t/z_p}$$

$$\begin{aligned} t &= z_n \ln\left(\frac{V_{DD}}{V_{out}}\right) \\ &= z_n \ln\left(\frac{V_{DD}}{0.5 V_{DD}}\right) \end{aligned}$$

$$\begin{aligned} t &= z_p \ln\left(\frac{V_{DD}}{V_{DD} - V_{out}}\right) \\ &= z_p \ln\left(\frac{V_{DD}}{0.5 V_{DD}}\right) \end{aligned}$$


$$t_{pf} = z_n \ln(2)$$

$$t_{pr} = z_p \ln(2)$$

$$t_p = \frac{1}{2} (t_{pf} + t_{pr}) = 0.35 (z_n + z_p)$$


$$z_n = R_n C_{out}$$

$$z_p = R_p C_{out}$$




$$\tau_f = 2.2 \zeta_n$$

$$\tau_r = 2.2 \zeta_p$$



$$t_f = 2.2 \tau_n$$

$$t_r = 2.2 \tau_p$$



to estimate the reaction delay time from input to output


* If input is ideal square shape,

$$\tau_p = \frac{1}{2} (t_{pf} + t_{pr}) = 0.35 (\tau_n + \tau_p)$$

$$\tau_n = R_n C_{out}$$


$$\tau_p = R_p C_{out}$$

Gate Delay in RTL Simulation



A full adder has an overall gate delay of 3 logic gates from the inputs A and B to the carry output C_{out} shown in red

In electronics, digital circuits and digital electronics, the propagation delay, or gate delay, is the length of time which starts when the input to a logic gate becomes stable and valid to change, to the time that the output of that logic gate is stable and valid to change. Often on manufacturers' datasheets this refers to the time required for the output to reach 50% of its final output level when the input changes to 50% of its final input level. Reducing gate delays in digital circuits allows them to process data at a faster rate and improve overall performance.




$$\tau_f = 2.2 \zeta_n$$


$$\tau_r = 2.2 \zeta_p$$

SDF (Standard Delay Format)

Annotation



verilog gate level simulations



$$\tau_f = 2.2 \zeta_n$$

$$\tau_r = 2.2 \zeta_p$$

