

CMOS Inverter (H.2)

20160227

nMOS Linear Model
nMOS Resistance
nMOS Capacitance

Copyright (c) 2015 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".


References

Some Figures from the following sites


[1] <http://pages.hmc.edu/harris/cmosvlsi/4e/index.html>
Weste & Harris Book Site

[2] en.wikipedia.org



Logic Gate : Inverter



Fan out : 3








3 CL





Metal-Oxide-Semiconductor
Ox : INSULATOR







nMOS Resistance

nMOS Gate Capacitance

$$V = IR$$



$$R = V / I = V_{DS} / I_{DS}$$

insulator




pMOS Gate Capacitance



pMOS Gate Capacitance



Linear and Saturation Current



Linear Model of nMOS



R_n ?


C_S ?

C_D ?

$$R_n = \frac{V_{DS}}{I_{DS}}, \quad \frac{\Delta V_{DS}}{\Delta I_{DS}}, \quad \frac{\partial V_{DS}}{\partial I_{DS}}$$

(A), (C)

(B)




(A) LIN $I_{DS} = \frac{\beta}{2} (2(V_{GS} - V_t)V_{DS} - V_{DS}^2)$ $V_{DS} \ll 1 \Rightarrow V_{DS}^2 \approx 0$

$$= \beta (V_{GS} - V_t) V_{DS}$$

$$R_n = \frac{V_{DS}}{I_{DS}} \Rightarrow R_n = \frac{1}{\beta (V_{GS} - V_t)}$$

(C) SAT $I_{DS} = \frac{\beta}{2} (V_{GS} - V_t)^2$

$$R_n = \frac{V_{DS}}{I_{DS}} \Rightarrow R_n = \frac{2 \cdot V_{DS}}{\beta (V_{GS} - V_t)^2}$$




LIN

$$\textcircled{B} \quad I_{Ds} = \frac{\beta}{2} (2(V_{Gs} - V_t) V_{Ds} - V_{Ds}^2)$$

$$\frac{1}{R_n} = \frac{\partial I_{Ds}}{\partial V_{Ds}} = \frac{\beta}{2} (2(V_{Gs} - V_t) - 2V_{Ds}) \quad \text{tangent}$$

$$R_n = \frac{V_{Ds}}{I_{Ds}} \Rightarrow R_n = \frac{2}{\beta (2(V_{Gs} - V_t) - 2V_{Ds})}$$



$$\textcircled{A} \quad R_n = \frac{1}{\beta (V_{GS} - V_t)}$$

$$\textcircled{B} \quad R_n = \frac{2}{\beta (2(V_{GS} - V_t) - 2V_{DS})}$$

$$\textcircled{C} \quad R_n = \frac{2 \cdot V_{DS}}{\beta (V_{GS} - V_t)^2}$$


$$R_n \propto \frac{1}{\beta} = \frac{1}{k' \left(\frac{W}{L}\right)}$$

$$R_n = \frac{\eta}{\beta (V_{DD} - V_t)} \quad \eta = 1 \sim 6$$

Rule of thumb

$$R_n = \frac{1}{\beta (V_{DD} - V_t)}$$

nMOS Resistance



$$R_n = \frac{1}{\beta (V_{DD} - V_t)}$$

Device Transconductance Parameter

$$\beta = k' \left(\frac{W}{L} \right)$$

Process Transconductance Parameter

$$k' = \mu C_{ox}$$



Oxide Capacitance per unit area

$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$$

$$k' = \frac{\mu \epsilon_{ox}}{t_{ox}}$$

$$\beta = \left(\frac{\mu \epsilon_{ox}}{t_{ox}} \right) \left(\frac{W}{L} \right)$$

nMOS Gate Capacitance



C_G

oxide related capacitance

overlap capacitance

① Cut off

$$C_{ox} \cdot W \cdot L$$

$$\begin{aligned} &+ C_{gs0} \\ &+ C_{gd0} \\ &+ 2 C_{gb0} \end{aligned}$$

② Linear

$$C_{ox} \cdot W \cdot L$$

$$\begin{aligned} &+ C_{gs0} \\ &+ C_{gd0} \\ &+ 2 C_{gb0} \end{aligned}$$

③ saturation



$$\frac{2}{3} C_{ox} \cdot W \cdot L$$

$$\begin{aligned} &+ C_{gs0} \\ &+ C_{gd0} \\ &+ 2 C_{gb0} \end{aligned}$$

$$C_G = C_{ox} \cdot W \cdot L$$

$$C_{gs} = \frac{1}{2} C_G$$

$$C_{gd} = \frac{1}{2} C_G$$








$$C_S = C_{GS} + C_{SB}$$






$$C_D = C_{GD} + C_{DB}$$



Linear Model of nMOS

Junction Capacitance
(Diffusion, depletion)

Switch Delay Model








$$C_{in} = C_{gp} + C_{gn}$$

$$C_{out} = C_{FET} + C_L$$

$$= (C_{dp} + C_{dn}) + C_L$$



$$C_G = C_{ox}WL$$

$$C_{GS} = \frac{1}{2} C_G$$

$$C_{GD} = \frac{1}{2} C_G$$


$$C_S = C_{GS} + C_{SB}$$

$$C_D = C_{GD} + C_{DB}$$





$$C_{in} = C_{gp} + C_{gn}$$

$$C_{out} = C_{FET} + C_L$$


$$= (C_{dp} + C_{dn}) + C_L$$



Reverse-biased Junction Capacitance



Linear Mode Bias Condition (2)




$$V_{GD} = V_{GS} - V_{DS} > V_{Tn}$$

$$V_{GS} - V_{Tn} > V_{DS}$$

$$V_{GS} > V_{Tn},$$

$$V_{DS} < V_{GS} - V_{Tn}$$



$$V_{GD} = V_{GS} - V_{DS} < V_{Tp}$$

$$V_{GS} - V_{Tp} < V_{DS}$$

$$V_{GS} < V_{Tp},$$

$$V_{DS} > V_{GS} - V_{Tp}$$

$$-V_{SD} > -V_{SG} - V_{Tp}$$

$$V_{SD} < V_{SG} + V_{Tp}$$



$$V_{GS} < V_{Tp},$$



$$V_{SD} < V_{SG} + V_{Tp}$$


$$V_{SG} > |V_{Tp}|$$

$$V_{SD} < V_{SG} - |V_{Tp}|$$

Space charge
fixed, immobile








Charge +
discharge -

charge +



Conceptual Parallel Connection

