

CMOS Inverter (H.1)

20170329

Common Source Mode (Inverter)
Voltage Transfer Characteristic (VTC)
Noise Margin


Copyright (c) 2015 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

References

Some Figures from the following sites

- [1] <http://pages.hmc.edu/harris/cmosvlsi/4e/index.html>
Weste & Harris Book Site
- [2] en.wikipedia.org








increasing
input voltage

V_{GS}






V_i



increasing
output
voltage. V








Inverter









$$V_{gs} = V_{DD}$$

$$V_{ds} = V_{DD} > V_{DD} - V_T$$

$$V_{ds} > V_{gs} - V_T$$


SAT



$$> V_{gs} - V_T$$


$$V_{gs} = V_{DD}$$

$$V_{ds} = V_{DD} \rightarrow 0$$




$$V_{gs} = 0 < V_T$$

OFF



$$V_{gs} = 0$$


$$V_{ds} = V_{DD}$$



$$V_{gs} = V_{DD}$$

$$V_{ds} = 0 < V_{gs} - V_T$$

LIN.




$$V_{gs} = 0 < V_T$$

OFF




$$V_{gs} = V_{DD}$$

$$V_{ds} = 0$$



$$V_{gs} = 0$$


$$V_{ds} = V_{DD}$$



$$V_{gs} = V_{DD}$$



$$V_{ds} = 0 < V_{gs} - V_T$$


LIN









$$V_{gs} = 0 < V_T$$


OFF







nMOS & pMOS





$$\oplus I_{dsn} = - \ominus I_{dsp}$$













$$V_{out} = V_{DD} + V_{dsp}$$

$$\begin{aligned} V_{out} &= V_{DD} + V_{dsp} \\ &= V_{dsn} \end{aligned}$$








$$V_{out} = V_{SS} + V_{dsn}$$







Noise Margin




VTC Voltage Transfer characteristic






Transient




it is ok to have
an unknown state
for a short period time




Steady State

not allowed to have
an unknown state
as a steady state.









transient
high gain


small input change
large output change



steady state
gain < 1


large input change
small output change









pullup $R >$ pulldown R
supplies less current

the same size nMOS & pMOS




pulldown $R <$ pullup R
supplies more current







the same size
pMOS, nMOS









double size pMOS
minimum size nMOS




$$V_{in} = V_{GSp} + V_{dd} = V_{GSn} \quad \star$$

$$V_{out} = V_{DSp} + V_{dd} = V_{DSn}$$



the same size
pMOS, nMOS



Weak pMOS


hard to become "H"

NM **L** ↓

decreased input V_{th}

to turn off nMOS
 V_{in} have to be
closer to GND

double size pMOS
minimum size nMOS



a Unit Inverter

Strong pMOS

hard to become "L"

NM **H** ↓

increased input V_{th}


to turn off pMOS
 V_{in} have to be
closer to V_{dd}

Low Skewed Inverter

fast fall time

High Skewed Inverter

fast rising time



large β_n

Strong PDN

hard to turn off
nMOS transistor

lower input voltage

VTC shifts to the right

large β_p

Strong PUN

hard to turn off
pMOS transistor

higher input voltage

VTC shifts to the right

