## ROM based FPGAs (3A)

Young Won Lim 2/12/19 Copyright (c) 2019 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Please send corrections (or suggestions) to youngwlim@hotmail.com.

This document was produced by using LibreOffice.

Young Won Lim 2/12/19 The VLSI Handbook, edited by Wai-Kai Chen, CRC

Use of anti-fuse

Once anti-fuse becomes conductive, it cannot be non-conductive again

Typical applications use 85% of the logic gates But only 2~3% of antifuses are used for connection If fuses instead of antifuses are used, then 97~98% of fuses would be used for disconnection Actel

Row-based structure

Logic block (called as a logic module) three mux'es to form a 4:1 mux one OR gate to select the final mux Some of inputs and outputs can be complemented 8 inputs 1 output Can realize many different logic gates With some inputs inverted 4 basic logic gates: NAND, AND, NOR, OR gates with 2, 3, or 4 inputs

EXCLUSIVE-OR, EXCLUSIVE-NOR gates AND-EXCLUSIVE-OR gates AND-OR gates OR-AND gates A variety of D latches Vertical Control Vertical Track Segment Cross antifuse Vertical Pass Transistor

Logic Module Connection to an input of the output of Logic Block

Horizontal Control Horizontal Track Segment Horizontal antifuse Horizontal Pass Transistor

## References

- [1] ftp://ftp.geoinfo.tuwien.ac.at/navratil/HaskellTutorial.pdf
- [2] https://www.umiacs.umd.edu/~hal/docs/daume02yaht.pdf