6. HW & SW Interfaces

Young W. Lim

2016-03-25 Fri

Young W. Lim

6. HW & SW Interfaces

2016-03-25 Fri 1 / 7

э



3

.

メロト メポト メヨト メ

"Software Engineering for Embedded Systems...", R Oshana and M Kraeling, 2013

I, the copyright holder of this work, hereby publish it under the following licenses: GNU head Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled GNU Free Documentation License.

CC BY SA This file is licensed under the Creative Commons Attribution ShareAlike 3.0 Unported License. In short: you are free to share and make derivative works of the file under the conditions that you appropriately attribute it, and that you distribute it only under a license compatible with this one. Events generated in hw notify sw

- software-initiated events
- Software intiated hardware taks
- ardware send events to sw upon the completion of the task
- External events
- external triggers of events

- no notification
- timed delay
- status bit (polling)
- interrupt bit (interrupt)

- must be Read/Write 1 Set
- software must write a 1 to set the bit
- software must not write a zero to clear the bit
- if just Read/Write bit
 - either hardware can miss the set bit (slow hw)
 - or hardware can see the old set bit again (slow sw)

- software reads the queue bit
- for the cleared queue bit, software can set the bit to give tasks to a hardware
- after setting it, software can poll the bit until it clears
- for the cleared queue bit, software recognizes the hardware's acknowledgement
- hardware checks the bit occasionally
- for the set bit, hardwar starts executing the task
- when starting, hardware clears the bit