2. HW/SW Co-design

Young W. Lim

2016-03-11 Thr

Young W. Lim

2. HW/SW Co-design

2016-03-11 Thr 1 / 21

< 67 ▶



Image: A matrix and a matrix

3

"Software Engineering for Embedded Systems...", R Oshana and M Kraeling, 2013

I, the copyright holder of this work, hereby publish it under the following licenses: GNU head Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled GNU Free Documentation License.

CC BY SA This file is licensed under the Creative Commons Attribution ShareAlike 3.0 Unported License. In short: you are free to share and make derivative works of the file under the conditions that you appropriately attribute it, and that you distribute it only under a license compatible with this one.

Prototyping decision criteria

- time of availabiliy during a project
- speed
- accuracy
- capacity
- development cost and bring-up time
- replication cost
- software debug, hardware debug, and execution control
- system connections
- power analysis
- environment complexity

Choosing the right prototype early availability speed hw accuracy hw debug sw debug execution control effort of extra development cost of replication

virtual prototyping rtl simulation acceleration emulation FPGA based prototyping silicon

Traditional Sequential Design Flow integrate SW & HW, after HW prototype / devel board is available

Virtual Prototype a part of architectural design easy dilivery of software devel prototype pre-silicon SW devel incremental refining of the virtual prototype

- software functional description
- hardware design : single, multi core SoC, I/O, interface
- working on PC, workstation
- proper simulation speed
- detailed simulation of drivers, OS, applications

- simulation speed < 10 * actual exec time
- depends on the abstraction level
- affects the accuracy of a prototype

- ${\ensuremath{\, \bullet }}$ to be effective, use at the very early stage of design process
- virtual prototype for hw designer
- support mixed signal SoC design flow
- rtl design
- verification

- simulation acceleration technique
- loop integration?
- Iow power design
- architecture selection
- good design
- debugger
- verification process

- hw sw interface
- TI Code Composer Studio
- ARM Realview
- GNU tool chain
- other debugging environment
- software product binary compatibility
- cycle accurate modeling not necessary

History

- pre-silicon software
- virtualization of hardware
- to avoid bug in later stage
- to start sw devel as early as possible
- Proprietary
 - AXYS
 - VaST
 - Virtuech
 - Virtio
 - Motorolla MOOSE
 - EDA CoWare. Synopsys, Mentor, Cadence
 - architecture exploration
 - hw / sw co-design

- initial functions of SystemC
- limited support for embedded sw devel
- OSCI Transaction Level Modeling Working Group
- various levels of abstraction
- 2006 Proprietary + OSCI SystemC
- ARM acquired AXYS
- Synopsys acquired Virtio
- CoWare
- no outstanding result
- slow response of the market
- compatible standardization
- virtual prototype

- Proprietery
- OSCI TLM Working Group
- TLM-2.0 API
- temporary decoupling
- DMA interface
- timing
- LT (Loosely Timed)
- AT (Approximately Timed)

- LT Modeling blocking interface temporary decoupling
- blocking
- timing return
- Abstraction Level
- before silicon, enable SW development
- near real-time performance simulation
- requires abstraction for the unnecessary details
- quick generation of models
- high performance in simulation
- Classificaiton of TLM by timing accuracy
- Cycle Accurate
- AT
- LT

17 / 21

- communication model
- instead of pins and wires
- describe inside transaction flow
- enhance the simulation speed

-AV (Applicaiton View) -LT (Loosely Timed) -AT (Approximately Timed) -CA (Cycle Accurate)

- Virtual Prototyping
- FPGA-based Prototyping
- Emulation
- RTL Simulation
- Application SW Development (Platform Level)
- Firmware Development
- Speed, Visibility
- Accuracy
- System level
- Implementation level

- Architecture Virtual Prototype
- initial phase
- proper level of accuracy
- performance parameters

- Software Virtual Prototype
- OS booting
- Porting Application SW
- Boot loading routine
- OS model

3