



Universal Shift Register




Universal Shift Register

Hold (sel=00)




Universal Shift Register

Shift Right (sel=01)




Universal Shift Register


Shift Left (sel=10)






Universal Shift Register

Parallel Load (sel=11)











Read / Write = 1
Read / Write = 0



WR operation
RD operation






4-bit
address

0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
1100
1101
1110
1111

4-bit word



2^4 words

