



Input Stage Latch





latch

Maintain reset / set at the rising edge regardless of input

Input Stage Latch – CLK =0

## SR=11



Forbidden St

If the clock is low, both the output signals of the input stage are high regardless of the data input; the output latch is unaffected and it stores the previous state.



When the clock signal changes from low to high, (rising edge) only one of the output voltages (S or R) goes low (depending on the data signal D) and sets/resets the output latch:  $(D=0 \rightarrow SR = 10 \rightarrow reset the output latch \rightarrow Q= 0)$  $(D=1 \rightarrow SR = 01 \rightarrow set the output latch \rightarrow Q = 1)$ if D = 0, the lower output becomes low ; (Reset operation SR=10) if D = 1, the upper output becomes low. (Set operation SR=01)



If the clock signal continues staying high,

the outputs keep their states regardless of the data input

(D=0: SR=10, D=1: SR=01 at the rising edge)

and force the output latch to stay in the corresponding state as the input logical zero remains active (SR=10: Reset, SR=01: Set) while the clock is **high**. The input stage processes the clock and data signals to ensure correct input signals for the output stage.

The circuit is closely related to the gated D latch as both the circuits convert the two D input states (D = 0 / 1) to two input combinations (SR = 10 / 01) for the output SR latch by inverting the data input signal (both the circuits split the single D signal in two complementary S and R signals).

The difference is that in the gated D latch, simple NAND logical gates are used while in the positive-edge-triggered D flip-flop, SR NAND latches are used for this purpose.

The role of these latches is to "lock" the active output producing low voltage (a logical zero); thus the positive-edge-triggered D flip-flop can be thought of as a gated D latch with latched input gates. SR = 11 is maintained when CLK = 0

 $\rightarrow$  output remains in its present state

At the rising edge (CLK=0  $\rightarrow$  1), if D=0 then R  $\rightarrow$  0 : RESET (Q=0) After the rising edge (CLK=1), R=0 is maintained even if D changes because Q = 0. The FF is locked out and is unresponsive to further changes in the input At the falling edge (CLK=1  $\rightarrow$  0), R  $\rightarrow$  1 without changing output (HOLD state)

At the rising edge (CLK=0  $\rightarrow$  1), if D=1 then S  $\rightarrow$  0 : SET (Q=1) After the rising edge (CLK=1), S=0 is maintained even if D changes. At the falling edge (CLK=1  $\rightarrow$  0), S  $\rightarrow$  1 without changing output (HOLD state)

## NAND RS Latch





CLK=0		L1 in Reset	L1 in forbidden	
		if P=0	if P=1	
L2 in Set	if D=1	S=1, R=1, P=0	Х	
L2 in forbidden if D=0		Х	S=1, R=1, P=1	

P CLK=1	CLK=1 -		- R P	P=0 ◀ P=1	- L2 in Set L2 in Reset, forbidden
CLK=1		L1 in Set if P=0	L1 in Hold	d if P=1	
L2 in Set	if S=0, D=1	S=0, R=1, P=0	Х		
L2 in Reset	if S=1, D=0	Х	S=1, R= P=1	0,	
L2 in Hold	if S=1, D=1	Х	S=1, R=0 P=1	0,	
L2 in Forbidden	if S=0, D=0	Χ	S=0, R=1 P=1	L,	



#### **SET** op for the ouput latch

When CLK=1, regardless of D











#### **RESET** op for the ouput latch

When CLK=1, regardless of D







# 

### Forbidden for the ouput latch

Impossible to enter





#### Rising edge CLK=0 $\rightarrow$ 1



CLK=1	>	R=0
D=0		P=1











D=1 → P=0



CLK=0 → S=1 D=0 → P=1





Falling edge CLK=1 $\rightarrow$ 0





CLK=0 → R=1

D= 1

CLK=0 → R=1 D= 0