

# CMOS Delay-4 (H.4)

## Device Delay

### (Inv, NAND, NOR)

20161105

Copyright (c) 2015 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

# References

Some Figures from the following sites

[1] <http://pages.hmc.edu/harris/cmosvlsi/4e/index.html>  
Weste & Harris Book Site



[2] [en.wikipedia.org](http://en.wikipedia.org)

# ① RC Delay Model

Weste & Harris

### RC Delay Model


- ❑ Use equivalent circuits for MOS transistors
  - Ideal switch + capacitance and ON resistance
  - Unit nMOS has resistance  $R$ , capacitance  $C$
  - Unit pMOS has resistance  $2R$ , capacitance  $C$
- ❑ Capacitance proportional to width
- ❑ Resistance inversely proportional to width

5: DC and Transient Response      CMOS VLSI Design 4th Ed.      25

# ② Linear Delay Model

Weste & Harris




# ③ Analytic Delay Model

Mead & Conway  
 Weste & Eshraghian  
 Uyemura

# Inverter Delay

for every kind  
of inverter

$$g = 1$$




## Normalized Delay

$$d = (p + g \cdot h) = (p + h)$$
$$= \frac{d_{abs}}{Z_{ref}}$$

## Absolute Delay

$$d_{abs} = Z_{ref} (p + h)$$

# Inverter Delay



$$g = 1$$

## Absolute Delay

$$d_{abs} = \tau \cdot (p + h)$$

## Normalized Delay



$$d = \frac{d_{abs}}{\tau} = (p + h)$$

$\tau$  reference time constant

$h$ : Electrical Effort  $\left(\frac{C_{out}}{C_{in}}\right)$  ←  $C_{out}$



$p$ : Parasitic Delay  $\left(\frac{C_{p,ref}}{C_{ref}}\right)$  ←  $C_{p,ref}$

# Propagation Delay



50%  $V_{DD}$   $\rightarrow$  50%  $V_{DD}$

to get the same current, need bigger inverter



fall time	$t_f =$	$0.9 V_{DD} \rightarrow 0.1 V_{DD}$
rise time	$t_r =$	$0.1 V_{DD} \rightarrow 0.9 V_{DD}$
propagation delay time	$t_p = \frac{1}{2} (t_{pf} + t_{pr})$	$0.5 V_{DD} \rightarrow 0.5 V_{DD}$
propagation fall time	$t_{pf}$	$V_{DD} \rightarrow 0.5 V_{DD}$
propagation rise time	$t_{pr}$	$0 \rightarrow 0.5 V_{DD}$

# parasitic delay $\tau_p$

- delay due to internal parasitic capacitance

$sC_p$

- excluding external load cap

$C_{out}$


- count only diffusion capacitance of the output

- delay without output load

$$\tau_p = \frac{C_{p,ref}}{C_{ref}}$$

$C_{p,ref}$  ←  $C_{dp} + C_{dn}$  drain parasitic cap

$C_{ref}$  ←  $C_{in}$  of the ref inverter (Symmetric Inverter)



$$P = \left( \frac{C_{p,ref}}{C_{ref}} \right) = \left( \frac{\text{internal diffusion cap.}}{\text{gate cap of ref inv}} \right)$$


$$= \frac{Z_{par}}{Z_{ref}} = \left( \frac{R_{ref} \cdot C_{p,ref}}{R_{ref} \cdot C_{ref}} \right)$$

$C_{in}$  of a reference inverter  
(symmetric inverter)


$$p = \frac{Z_{par}}{Z_{ref}} = \left( \frac{R_{ref} \cdot C_{p,ref}}{R_{ref} \cdot C_{ref}} \right)$$

Gain of a reference inverter  
(Symmetric inverter)

$$p = \frac{1}{3} \left( \sum \text{Output scaling factors} \right)$$




$$p = \frac{3}{3} = 1$$





$$p = \frac{6}{3} = 2$$


reference inverter



scaled inverters



$$p = \frac{3}{3} = 1$$





$$p = \frac{6}{3} = 2$$


For the ref inverter




$$d_{abs} = Z_{ref} (h+1)$$

$$d = \frac{d_{abs}}{Z_{ref}} = (h+1)$$




# Equivalent RC Circuit











discharge





charge




redundant




consider  
this only




$$\tau = 3RC$$






$$\tau = 3RC$$






$$\tau_{pm} = 3RC$$



$$\tau_{pm} = 3RC$$






$$\begin{aligned}
 t_{pd} &= (R)(3C + 3mC) \\
 &= (3 + 3m)RC \\
 &= 3RC(1 + m) \\
 &= \tau(1 + m)
 \end{aligned}$$



$$\begin{aligned}
 t_{pd} &= (R/w) (3Wc + 3mc) \\
 &= R (3c + 3c \frac{m}{w}) \\
 &= RC (3 + 3h) \\
 &= 3RC (1 + h) \\
 &= \tau (1 + h)
 \end{aligned}$$

$$\frac{m}{w} = h = \frac{3mc}{3Wc}$$

# F04 Inverter



$$\begin{aligned}t_{pd} &= (R)(3C + 3.4C) \\ &= (3 + 3.4)RC \\ &= 3RC(1 + 4) \\ &= \tau(1 + 4)\end{aligned}$$

$$R = 4$$


# absolute delay


$$d_{abs} = k \cdot R_{ref} \cdot (C_{p,ref} + C_{out})$$

R · C

$$k = \ln(9) = 2.2$$

## Symmetric Inverter





$$\tau_{par} = k R_{ref} C_{p,ref}$$

parasitic time const.

$$\tau = k R_{ref} C_{ref}$$


reference time const.

Scaling Factor  $S > 1$

$$R = \frac{R_{ref}}{S}$$

$$C_p = S \cdot C_{p,ref}$$

$$C_{in} = S C_{ref}$$



$$d_{abs} = k R_{ref} \cdot (C_{p,ref} + C_{out})$$

$$\text{After scaling} \Rightarrow k \frac{R_{ref}}{S} (S \cdot C_{p,ref} + C_{out})$$

$$= k R_{ref} C_{p,ref} + k \frac{R_{ref}}{S} C_{out}$$

$$= k R_{ref} C_{p,ref} + k \frac{R_{ref}}{S} \left( \frac{C_{out}}{C_{ref}} \right) C_{ref}$$

$$C_{in} = C_{ref}$$

$$= k R_{ref} C_{p,ref} + k R_{ref} \left( \frac{C_{out}}{C_{in}} \right) C_{ref}$$

$$= k R_{ref} C_{ref} \left( \frac{C_{p,ref}}{C_{ref}} \right) + k R_{ref} C_{ref} \left( \frac{C_{out}}{C_{in}} \right)$$




$$\begin{aligned}
d_{abs} &= k R_{ref} C_{ref} \left( \frac{C_{p,ref}}{C_{ref}} \right) + k R_{ref} C_{ref} \left( \frac{C_{out}}{C_{in}} \right) \\
&= k R_{ref} C_{ref} \left[ \frac{k R_{ref} C_{p,ref}}{k R_{ref} C_{ref}} + \left( \frac{C_{out}}{C_{in}} \right) \right] \\
&= \tau \left[ \frac{\tau_{par}}{\tau} + \left( \frac{C_{out}}{C_{in}} \right) \right] \\
&= \tau \left[ p + h \right] \\
&= \tau \cdot d
\end{aligned}$$

$$\tau_{par} = k R_{ref} C_{p,ref} \quad \text{parasitic time const.}$$

$$\tau = k R_{ref} C_{ref} \quad \text{reference time const.}$$


$$\tau_{par} = \tau \cdot p$$

$$d_{abs} = \tau \cdot d$$




$$\tau = k R_{ref} C_{ref}$$


reference time const.



$$\tau_{par} = k R_{ref} C_{p,ref}$$

parasitic time const.





$\tau$ : reference time const.

$$\tau = k R_{ref} C_{ref}$$

$\tau_{par}$ : parasitic time const.

$$\tau_{par} = k R_{ref} C_{p,ref}$$

Parasitic  
Capacitance  
internal


junction  
capacitance  
 $C_{dp} + C_{dm}$


## Electrical Effort

$$h = \frac{C_{out}}{C_{in}}$$

## Parasitic Delay

$$p = \frac{z_{par}}{z} = \left( \frac{k R_{ref} C_{p,ref}}{k R_{ref} C_{ref}} \right) = \left( \frac{C_{p,ref}}{C_{ref}} \right)$$







$$p = \frac{z_{par}}{z} = \left( \frac{k R_{ref} C_{p,ref}}{k R_{ref} C_{ref}} \right) = \left( \frac{C_{p,ref}}{C_{ref}} \right)$$



fixed for an inverter

$$h = \frac{C_{out}}{C_{in}}$$





# 3-input NAND Delay






- ① propagation delay
- ② contamination delay

# Rise Delay




$$\overline{ABC} = 1$$


$$(\overline{A+B+C}) = 1$$




# Fall Delay

$ABC = 1$





$t_{cdr}$  : contamination delay rise  
 $t_{pdr}$  : propagation delay rise



$t_{cdf}$  : contamination delay fall  
 $t_{pdf}$  : propagation delay fall

# Contamination Delay

In digital circuits, the contamination delay (denoted as  $t_{cd}$ ) is the minimum amount of time from when (an input changes) until (any output starts) to change its value.

This change in value does not imply that the value has reached a stable condition.


The contamination delay only specifies that the output rises (or falls) to 50% of the voltage level for a logic high.

The circuit is guaranteed not to show any output change in response to an input change before  $t_{cd}$  time units (calculated for the whole circuit) have passed.


The determination of the contamination delay of a combined circuit requires identifying the shortest path of contamination delays from input to output and by adding each  $t_{cd}$  time along this path.

[https://en.wikipedia.org/wiki/Contamination\\_delay](https://en.wikipedia.org/wiki/Contamination_delay)


### Size info




### Resistance




### Parasitic cap




### Input cap





Worst case falling




Worst case rising



# Equivalent RC circuit




## Fall Delay




discharge

## Rise Delay




charge


# Fall Case - Elmore Delay



$$\begin{aligned} & (R/3)(3C) \\ & = RC \end{aligned}$$






$$\begin{aligned} & (R/3 + R/3)(3C) \\ & = 2RC \end{aligned}$$



$$\begin{aligned} & (R/3 + R/3 + R/3)(9+5h)C \\ & = (9+5h)RC \end{aligned}$$

$$RC + 2RC + (9+5h)RC = (12+5h)RC$$

# Fall Case - Elmore Delay






discharge first  $n_2$ , then  $n_1$ , finally  $Y$


the discharging charge must be added

$$\tau = \tau_{n_1} + \tau_{n_2} + \tau_Y$$


# Rise Case - Elmore Delay



$$(R)(9+5h)C = (9+5h)RC$$




~~$$(R + R/3)(3C) = 4RC$$~~



~~$$(R + R/3 + R/3)(3C) = 5RC$$~~

$$4RC + 5RC + (9+5h)RC = (18+5h)RC$$

# Rise Case - Elmore Delay



$$\begin{aligned} & (R)(9+5h)C \\ & = (9+5h)RC \end{aligned}$$

$$\begin{aligned} & (R)(3C) \\ & = 3RC \end{aligned}$$

$$\begin{aligned} & (R)(3C) \\ & = 3RC \end{aligned}$$

$$(9+5h)RC + 3RC + 3RC = (15+5h)RC$$








resistance on the shared path

Y is charged only through  $\textcircled{R}$   
 $R/3$  do not contribute!

shield the diffusion capacitance


don't have to charge all the way up before Y rises

# Rise Case - Elmore Delay






Charge  $Y$  then  $n_1$  finally  $n_2$

We concern the delay at  $Y$  only.




$$R(9+5h+3+3)C = (15+5h)RC$$



Ⓐ Fall Delay




Ⓒ Rise Delay




$$3(R + R/3)C$$




$$3(R + R/3 + R/3)C$$




$$3(R)C$$



$$3(R)C$$




$$3(R/3)C$$




$$3(R/3 + R/3)C$$

### A) Fall Delay



Charge that must discharged




$$\begin{aligned} V_{n2} &\rightarrow 0 & \& \\ V_{n1} &\rightarrow 0 & \& \\ V_Y &\rightarrow 0 \end{aligned}$$

all 3 conditions




only this condition




$$V_Y \rightarrow V_{DD}$$

$$V_{n1} \rightarrow V_{DD}$$


$$V_{n2} \rightarrow V_{DD}$$



### B) Rise Delay




# Input Transitions for a Minimum Delay



Simultaneous falling

3 current sources to charge  $C_L$

$$\overline{ABC} = 1$$
$$(\overline{A} + \overline{B} + \overline{C}) = 1$$



One input rising late  
other inputs already "H"


only have to discharge the parasitic capacitance of one nMOS transistor

this late rising input is feed to the nMOS that is close to Y


Smallest resistance.





min delay  
Contamination Delay  $t_{cdf}$   $t_{cdr}$

(A) Fall



(B) Rise











$$\frac{R}{3} (a+5h)C$$

$$= (3 + \frac{5}{3}h) RC$$

$$3 \cdot \frac{R}{3} (a+5h)C$$

$$= (a+5h) RC$$



$t_{f1} < t_{f2} < t_{f3}$

