

# CMOS Delay-1 (H.1) Transistor Sizing

20160905

Copyright (c) 2015 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Based on

Uyemura

Introduction to VLSI Circuits and Systems

Weste

CMOS VLSI Design

# Logical Effort Techniquis


shows how many stages of logic are required for the fastest implementation of any given logic function

Scaling of logic cascades  
Characterize logic gates & their interaction  
to provide techniques to minimize the delay

<high speed chains>


# reference gate

which gate?



an inverter

What kind of inverter?




a symmetric inverter


$$R_n = R_p$$

$$\beta_n = \beta_p$$

# Unit nMOS, pMOS



a unit pMOS  
with minimum size  
min W & min L



a unit nMOS  
with minimum size  
min W & min L

	$V_{DD} = 5V$	$V_{DD} = 3.3V$
$R_{n,unit}$	$3.9 k\Omega$	$6.8 k\Omega$
$R_{p,unit}$	$14 k\Omega$	$25 k\Omega$

a unit nMOS

effective resistance  $(R)$

a unit pMOS

effective resistance  $(2R)$

$$\begin{cases} R_p = 2R_n \\ \beta_n = 2\beta_p \end{cases}$$

$$\begin{cases} R_p = 3R_n \\ \beta_n = 3\beta_p \end{cases}$$

# Transconductance

$$\frac{\beta_n}{\beta_p} = \frac{k'_n \left(\frac{W}{L}\right)_n}{k'_p \left(\frac{W}{L}\right)_p}$$

$$\beta \propto \frac{1}{R} \quad \beta \propto \left(\frac{W}{L}\right) \quad \beta \propto k.$$

$$\boxed{\frac{k'_n}{k'_p} = 2 \sim 3} \quad \text{different mobility}$$

physical property


a unit nMOS }  
a unit pMOS }

$$\frac{\left(\frac{W}{L}\right)_n}{\left(\frac{W}{L}\right)_p} = 1$$

$$\frac{\beta_n}{\beta_p} = \frac{k'_n}{k'_p} = r = 2 \sim 3$$

the same resistance

$$R_p = R_n$$



2 →  $W_p$


make

Wider PMOS

to have the same resistance

$$R_p$$

||



1 →  $W_n$

$$R_n$$

$$\frac{\beta_n}{\beta_p} = \frac{k'_n \left(\frac{W}{L}\right)_n}{k'_p \left(\frac{W}{L}\right)_p} = 1$$

process  
transconductance  
ratio


$$r = \frac{k'_n}{k'_p} = \frac{\left(\frac{W}{L}\right)_p}{\left(\frac{W}{L}\right)_n}$$

fixed
adjustable

aspect ratio for the same  $(R)$

a symmetric inverter

$$\beta_n = \beta_p \quad R_n = R_p$$



a relative aspect ratio  $(r)$

$$\left(\frac{W}{L}\right)_p = \left(\frac{W}{L}\right)_n \quad r = 2 \sim 3$$

$$\left(\frac{W}{L}\right)_p = r \left(\frac{W}{L}\right)_n$$

$$k_n = r k_p$$

for a fixed  $(L)$ ,




$$W_p = r W_n$$

consider a scale factor

# Transistor Dimensions

## Inverter Layout

- Transistor dimensions specified as Width / Length
  - Minimum size is  $4\lambda / 2\lambda$ , sometimes called 1 unit
  - In  $f = 0.6 \mu\text{m}$  process, this is  $1.2 \mu\text{m}$  wide,  $0.6 \mu\text{m}$  long





# A Unit Inverter

x1 reference gate


a Symmetric inverter

$$\beta_n = \beta_p$$


$$R_n = R_p$$



# Sizing, Scaling



1x ref



4x ref



the smallest sizing  
in the logic chain

$$\left(\frac{W}{L}\right)_p = r \left(\frac{W}{L}\right)_n$$



$$\left(4\frac{W}{L}\right)_p = r \cdot \left(4\frac{W}{L}\right)_n$$

for the same  $L$ ,

$$\left(\frac{4W}{L}\right)_p = r \cdot \left(\frac{4W}{L}\right)_n$$



Large Drive Strength



physical property

$k_n$   
large mobility

>

$k_p$   
small mobility

design aspect ratio

$\left(\frac{w}{L}\right)_n$   
small size

<

$\left(\frac{w}{L}\right)_p = 2\left(\frac{w}{L}\right)_n$   
large size

trans conductance

$\beta_n$

=

$\beta_p$

resulting resistance

$R_n$

=

$R_p$

large resistance

small resistance

current drive capability


$I_{ds1}$

=



$I_{ds2}$

# Capacitance for hand calculations

$$C_G = C$$



$$C_S = C_D = C$$



Gate Capacitance

$$C = C_{GS} + C_{GD} + C_G$$

Junction Capacitance (Diffusion, depletion)



$$C_{SB} = C_S = C$$



$$C_{DB} = C_D = C$$




$$\parallel C_{diff}$$




Weste

# Equivalent Circuits











# Fan-out




Fan out = 4

# Fan-in




# Fall Delay & Rise Delay



$$t_f = 2.2 \tau_n$$

$$t_r = 2.2 \tau_p$$



$$\text{delay} = k \cdot R \cdot C$$

# Transistor Sizing

determination of the appropriate  $(\frac{W}{L})$ 's for transistors for performance or other design goals

## Transistor sizing algorithm

- individually tune the widths of all transistors in a circuit to meet delay requirement
- or make efficient use of layout area  $\rightarrow$  power efficient every transistor with different size  $\rightarrow$  difficult to layout
- approximation in standard cells
  - $\rightarrow$  selecting different sized transistors

transistor sizing is used in circuits  
that inherently requires long wires.

Varying the sizes of transistors at strategic points  
→ improve delay

full custom layout: arbitrary transistor sizing


Standard cell: limited transistor sizing  
several versions of differently-sized transistors

driving large load


- off chip load
- long signal wire
- clocks, reset wire (large fanout)

large fan out  $\rightarrow$  large capacitance

To increase current by large transistor  
also increase the gate capacitance  
- problem back one level of logic



Solution: exponentially tapering



① use a minimum sized device throughout

② then optimize paths  
from a critical path timing analysis