

DRAM (H.1)

20151217

Copyright (c) 2015 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Static RAM (SRAM)



- * Data stored as long as power is on
- * Large area (6 transistors / cell)
- * Fast access time
- * Differential

Dynamic RAM (DRAM)




- * Periodic refresh necessary
- * Small area (1~3 transistors / cell)
- * Slow access time
- * Single ended

Pass Transistor


Charge




Discharge






6T1R SRAM



Resistive-load SRAM cell



resistor & redundant tr removed




C_s : Storage Capacitance



C_s :

no explicit capacitor
just a gate capacitance

3 Tr DRAM Cell




Conditionally Discharged Output







No pMOS PUN ⇒

- (1) BL2 clamped to V_{dd} with a load Tr
 - a. always ON pMOS
 - b. saturated nMOS





- (2) Precharged BL2
 - a. to V_{dd}
 - b. to V_{dd} - V_t

Read / Write Overview



non-destructive read

Access Timing Overview





inverted output

Characteristics of 3 Tr DRAM Cell

✓ No constraints exist on the device ratios

Nondestructive read operation


Threshold voltage loss




Voltage at X does not change

change at X







inverted output




Kang, CMOS Digital Integrated Circuits





precharge









1 Tr DRAM Cell





Cs :

an explicit capacitor
not just a gate capacitance


precharge Bit Line before RD operation $\left(\frac{V_{DD}}{2}\right)$



★ Change Redistribution \Rightarrow Destructive Reading






charge redistribution
 ⇒ destructive



1T DRAM needs a sense amplifier
: the charge redistribution based read operation

A sense amplifier to speed up the read operation
not for functionality considerations


all read operation rely on current sinking





Single-end : DRAM

No complimentary data required

$$X (Q, \bar{Q})$$




complicated sense amp



simple sense amp

charge sharing / redistribution



$$\Delta V = V_{BL} - V_{PRE}$$

$$= (V_{BIT} - V_{PRE}) \frac{C_s}{C_s + C_{BL}}$$

V_{BL} = the Bit Line potential after charge redistribution



V_{BIT} = the initial potential of C_s

$$C_s \ll C_{BL}$$

$$\frac{C_s}{C_s + C_{BL}} \approx 1 \sim 10\%$$



change transfer ratio

precharge Bit Line before RD operation





Charge Movement

RD 1






RD 0



charge sharing / redistribution

precharge Bit Line
before RD operation




$$\frac{V_{DD}}{2} \cdot C_{BL} + V_{DD} C_S = (C_{BL} + C_S) V'$$

$$\frac{V_{DD}}{C_{BL} + C_S} \left(\frac{C_{BL}}{2} + C_S \right) = V'$$

$$\frac{V_{DD}}{2} \frac{C_{BL} + 2C_S}{C_{BL} + C_S} = V'$$




$$\frac{V_{DD}}{2} \left(\frac{C_{BL} + 2C_S}{C_{BL} + C_S} - 1 \right) = V' - \frac{V_{DD}}{2}$$

$$+ \frac{V_{DD}}{2} \left(\frac{C_S}{C_{BL} + C_S} \right) = \Delta V$$




charge sharing / redistribution

precharge Bit Line
before RD operation



charge redistribution






$$\frac{V_{DD}}{2} \cdot C_{BL} + 0 \cdot C_S = (C_{BL} + C_S) V'$$

$$\frac{V_{DD}}{C_{BL} + C_S} \left(\frac{C_{BL}}{2} \right) = V'$$


$$\frac{V_{DD}}{2} \frac{C_{BL}}{C_{BL} + C_S} = V'$$


$$\frac{V_{DD}}{2} \left(\frac{C_{BL}}{C_{BL} + C_S} - 1 \right) = V' - \frac{V_{DD}}{2}$$

$$-\frac{V_{DD}}{2} \left(\frac{C_S}{C_{BL} + C_S} \right) = \Delta V$$



charge redistribution
 \Rightarrow destruction





destructive read , must be restored

~~inverted~~ output

Destructive Reading


Read operations modifies the charge stored

the original value must be restore : Refreshing


the sensor amp's output connected to the bit line

during WordLine = H, the cell charge is restored

typical bit-line voltage waveform during read-out





Threshold Voltage Loss
 : reduces the available charge




Bootstrapping

: apply a higher voltage to the word line



* Threshold loss

Asynchronous DRAM



Synchronous DRAM

