RAM Timing(1A)

Young Won Lim 11/30/13 Copyright (c) 2011-2013 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Please send corrections (or suggestions) to youngwlim@hotmail.com.

This document was produced by using OpenOffice and Octave.

RAM (Random Access Memory)

SRAM (Static RAM) – Fast Synchronous SRAM Asynchronous SRAM

DRAM (Dynamic RAM) – High Density

ROM (Read Only Memory)

Synchronous SRAM



Synchronous SRAM Read Cycle



Synchronous SRAM Write Cycle



Synchronous SRAM Cycle



Asynchronous SRAM



Asynchronous SRAM Read Cycle

OE Controlled



RAM (1A)

9

Asynchronous SRAM Read Cycle

Address Transition Controlled



Asynchronous SRAM Write Cycle



Asynchronous SRAM Write Cycle



Asynchronous SRAM Cycle



Async SRAM RD Cycle





Async SRAM WR Cycle



DRAM



DRAM Read Cycle



DRAM Write Cycle



References

- [1] http://en.wikipedia.org/
- [2] M. M. Mano, C. R. Kime, "Logic and Computer Design Fundamentals", 4th ed.
- [3] D.M. Harris, S. L. Harris, "Digital Design and Computer Architecture"