

RAM Timing(1A)

Copyright (c) 2011-2013 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Please send corrections (or suggestions) to youngwlim@hotmail.com.

This document was produced by using OpenOffice and Octave.

Memory Types

RAM (Random Access Memory)

SRAM (Static RAM) – **Fast**


Synchronous SRAM

Asynchronous SRAM


DRAM (Dynamic RAM) – **High Density**

ROM (Read Only Memory)


Synchronous SRAM




Synchronous SRAM Read Cycle




Synchronous SRAM Write Cycle





Synchronous SRAM Cycle




Sync SRAM RD Cycle



Sync SRAM WR Cycle




Asynchronous SRAM




Asynchronous SRAM Read Cycle

\overline{OE} Controlled




Asynchronous SRAM Read Cycle

Address Transition Controlled




Asynchronous SRAM Write Cycle

WE Controlled




Asynchronous SRAM Write Cycle

$\overline{\text{CS}}$ Controlled




Asynchronous SRAM Cycle

\overline{OE} Controlled





Async SRAM RD Cycle


\overline{WE} Controlled




Async SRAM WR Cycle




DRAM



DRAM Read Cycle



DRAM Write Cycle



References

- [1] <http://en.wikipedia.org/>
- [2] M. M. Mano, C. R. Kime, "Logic and Computer Design Fundamentals", 4th ed.
- [3] D.M. Harris, S. L. Harris, "Digital Design and Computer Architecture"