

Copyright (c) 2011-2013 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Please send corrections (or suggestions) to youngwlim@hotmail.com.

This document was produced by using OpenOffice and Octave.

Shift Register Feedback Flip Flop

- JK Flip Flip
- T Flip Flop
- Toggling D Flip Flop

Pipeline Stage Register Feedback Register

- FSM State Register
- Counter Register
- •

JKFF & TFF v.s. FSM







Toggling DFF v.s. Counter





Toggle Count Down



Counter (3A)

6

Toggle Count Up



Ripple Counter – multiple clocks



Toggle Conditions



Toggle Conditions

$$A_{i} \longrightarrow A_{i} \qquad x \oplus 0 = x \qquad A_{i} \longrightarrow \overline{A}_{i} \qquad x \oplus 1 = \overline{x}$$

$$0 \qquad 1 \qquad C_{i}$$

$$I_{3} = C_{3} \operatorname{xor} A_{3} \qquad C_{3} = A_{2} A_{1} A_{0} \cdot EN$$

$$I_{2} = C_{2} \operatorname{xor} A_{2} \qquad C_{2} = A_{1} A_{0} \cdot EN$$

$$I_{1} = C_{1} \operatorname{xor} A_{1} \qquad C_{1} = A_{0} \cdot EN$$

$$I_{0} = C_{0} \operatorname{xor} A_{0} \qquad C_{0} = 1 \cdot EN$$

Synchronous Binary Counter – a single clock



Counter (3A)

11

Toggle Conditions



Counter (3A)

12

Synchronous UpDown Counter – a single clock





References

- [1] http://en.wikipedia.org/
- [2] M. M. Mano, C. R. Kime, "Logic and Computer Design Fundamentals", 4th ed.
- [3] D.M. Harris, S. L. Harris, "Digital Design and Computer Architecture"