Copyright (c) 2011-2013 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Please send corrections (or suggestions) to youngwlim@hotmail.com.

This document was produced by using OpenOffice and Octave.

NOR-based SR Latch





NOR-based D Latch



Master-Slave D FlipFlop





FF and Register Timing





Decimal

Latches and Flip-flops (3A)

Young Won Lim 4/13/13

Bus Notation



Decimal

Register



FF Timing



input signal with a delay ignored (ideal case)

input signal with a delay explicitly shown

Register Timing

input signal with a delay explicitly shown



input signal with a delay explicitly shown





Shift Register Timing





Connected in serial, but parallel assignments



Latches and Flip-flops (3A)

Young Won Lim 4/13/13



Latches and Flip-flops (3A)

Young Won Lim 4/13/13





References

- [1] http://en.wikipedia.org/
- [2] http://planetmath.org/[3] M.L. Boas, "Mathematical Methods in the Physical Sciences"