

Idea (2A)

- Latency Minimizing Architecture
- Multi-Phase Clock
-

Copyright (c) 2010 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".


Please send corrections (or suggestions) to youngwlim@hotmail.com.

This document was produced by using OpenOffice and Octave.

The CORDIC Equations

$$\begin{bmatrix} x[j+1] \\ y[j+1] \end{bmatrix} = \begin{bmatrix} 1 & -\sigma_j 2^{-j} \\ +\sigma_j 2^{-j} & 1 \end{bmatrix} \begin{bmatrix} x[j] \\ y[j] \end{bmatrix}$$

$$\begin{bmatrix} x[j+2] \\ y[j+2] \end{bmatrix} = \begin{bmatrix} 1 & -\sigma_{j+1} 2^{-(j+1)} \\ +\sigma_{j+1} 2^{-(j+1)} & 1 \end{bmatrix} \begin{bmatrix} x[j+1] \\ y[j+1] \end{bmatrix}$$



References

[1] <http://en.wikipedia.org/>

- Branching CORDIC
- AR (Angle Recording) CORDIC
- Adaptive CORDIC
-