

DRAM (H.1)

2015.12.11


www.wikiversity.org

The necessities in Computer Organization


Copyright (c) 2015 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".


RAM (Random Access Memory)



→ refresh 회로는 chip에서 처리하는 번식이
DRAM의 용량이 커질 수록.
상대적으로 줄어 든기 때문에 가역에 영향이 없다



증가된 cell들이 처리하는 번식



64 bits

① $8 \times \boxed{8 \text{ bit}}$ organization

address: 3-bits

② $16 \times \boxed{4 \text{ bit}}$ organization

address: 4-bits

③ $\underline{64} \times \boxed{\text{---bit}}$ organization.


address: 6-bits

{ row addr: 3-bits
col addr: 3-bits


④ $\underline{16 \text{ M}} \times \boxed{4 \text{ bit}}$

64-bit Memory Configuration

① 8 x 8 bit organization




② 16 x 4 bit organization






③ 64 x 1-bit organization.

address: 6-bit data: 1-bit




④ 16M x 4 bit



VLSI Layout

64

① 8 x 8 bit organization



만약 용량이 8kbit $\rightarrow$ $1K \times 8\text{-bit}$

$1K = 2^{10}$
 $1M = 2^{20}$

address 10-bit data 8-bit

1Mbit $\rightarrow$ $2^7 K \times 8\text{-bit}$

$2^{20} = 2^{17} \cdot 2^3$
 $= 2^7 \cdot 2^{10} \cdot 8$
 $= 2^7 K \cdot 8$

$128 K \times 8\text{-bit}$

address 17-bit data 8-bit

용량이 1Mbit = 2^{20} bits

$= \underline{2^7} \cdot 2^{10} \cdot 2^3 \text{ bits}$

$= 127 \cdot K \cdot 8$

$\underline{127K} \times \underline{8 \text{ bits}}$

2^{17} 1

address 17-bit data 8-bit

용량 1Gbit = 2^{30} bit


$= 2^7 \cdot 2^{20} \cdot 2^3$

$\underline{128M} \times \underline{8\text{-bit}}$

address 27-bit data 8-bit

64

② 16 x 4 bit organization



총 용량이 8K bit

$$2^3 \cdot 2^{10} = 2^{11} \cdot 2^2$$

$$\underbrace{2K}_{\text{address: 11-bit}} \times \underbrace{4\text{bit}}_{\text{data = 4-bit}}$$

총 용량이 1 Mbit

$$2^{20} \text{ bit}$$

$$2^8 \cdot 2^{10} \cdot 2^2$$

$$\underbrace{256K}_{\text{add: 18}} \times \underbrace{4\text{bits}}_{\text{data 4bits}}$$

총 용량이 1 Gbit


$$2^{30}$$

$$2^8 \cdot 2^{20} \cdot 2^2$$


$$\underbrace{256M}_{\text{address 28}} \times \underbrace{4\text{bits}}_{\text{data 4bit}}$$

③ 64 x 1-bit organization.

address: 6-bit data: 1-bit



decoder: 6 x 64



64 x 1-bit
2⁶
 address: 6-bit
 data: 1-bit

A5 A4 A3 A2 A1 A0

6 x 64
 decoder


$a_5 \ a_4 \ a_3$

row address


$a_2 \ a_1 \ a_0$

column address



6x64 decoder



3x8 decoder




3x8 decoder



Package

row address



Column address

col address

총 용량이 8K bit

8K x 1-bit

$$2^3 \cdot 2^{10}$$

$$2^{13}$$

address: 13-bit data: 1-bit

총 용량이 1Mbit

1M x 1-bit

$$2^{20}$$

address: 20 data: 1-bit

총 용량이 1Gbit


1G x 1-bit

$$2^{30}$$

address: 30-bit data: 1-bit

④ 16M x 4 bit

$$16M = 2^4 \cdot 2^{20} = 2^{24} = (2^{12})^2$$



Conceptual

총 용량 64Mbit




$$2^6 \cdot 2^{20} = 2^{26}$$

$$2^{12} = 2^2 \cdot 2^{10} = 4 \times 1024 = 4096$$

$$2^{12} \cdot 2^{12} \cdot 2^2$$


$$4096 \times 4096 \times 4\text{-bit}$$


12-bit 12-bit
row address col address
└──────────┘
24-bit address




VLSI Layout

64Mbit (16Mx4bit) DRAM 구조





timing diagram




CPU address는 CPU가 보내는 (클럭)하는
총 24-bit address를 의미한다

$A_{23} \dots A_{12}$ $A_{11} \dots A_0$
Row Address Col address



시간적으로 먼저 선택이 되어서
DRAM chip의 address로 연결된다

RAS (Row Address strobe)




DRAM의 내부에 Address Buffer Register에


Add Buffer Reg에 latch된 주소들은 각각



에 의해서 해당 기억장소를 선택한다



시간적으로 multiplexing





RAS ~ CAS


24 bit → 12-bit

chipset pin 수를 줄임

sel



Multiplexor




S	D ₁	D ₀	Y
0	0	0	0 D ₀
0	0	1	1 D ₀
0	1	0	0 D ₀
0	1	1	1 D ₀
1	0	0	0 D ₁
1	0	1	0 D ₁
1	1	0	1 D ₁
1	1	1	1 D ₁

$$Y = D_0 \bar{S} + D_1 S$$


$\bar{S}=1$ 일 때 D_0 이거나

$S=1$ 일 때 D_1




$S=0$ 일 때 D_0 이거나

$S=1$ 일 때 D_1



DRAM Chip



$$\begin{aligned}
 & (2^{12})(2^4) \\
 &= 2^{24} \\
 &= 2^4 \cdot 2^{20} \\
 &= 16 \cdot M
 \end{aligned}$$

data bus	D ₃ ~ D ₀	4-bit
addr bus	A ₁₁ ~ A ₀	12-bit
control bus	WE, OE, CAS, RAS	

DRAM

|

* clock X

SDRAM

Dynamic
Synchronous 동기식

Clock 신호에 맞추어서 데이터를 전송한다

원래 DRAM은

필요한 data 와 control signal 들이오는 즉시
access 동작 (RO/WR) 수행하여 응답한다

(쓰기동작 : 전송된 data를 즉시 해당 기억장소에 저장
읽기동작 : 인출동작을 수행한후 즉시 data 버스로 전송

DRAM에서는 이런 동작들이 연속적으로 발생

→ CPU가 wait

→ Bus를 다른 장치가 사용 X

→ 성능이 낮다.

SDRAM 액세스동작이 clock에 동기화해서 수행된다.

① CPU가 1 clock cycle 동안

address 와 읽기 제어 신호를 Bus로 보낸다.

CPU는 결과를 기다리지 않고 다른 연산을 수행할 수 있다.

② SDRAM이 주소와 읽기 신호를 받은 즉시

access 동작을 수행한다

SDRAM system Bus 사용권리 획득한후

(clock cycle 동안 data를 Bus로 전송한다

③ CPU가 Bus에 있는 data를 읽는다.

SPRAM

Parallel access (pipeline access) ← 여러개의 **bank** 사용

bank마다 다른 주소에 대한 access가 동시에 수행됨

512 M bit 용량 SPRAM

4개의 bank 사용

512 M

$2^9 \cdot 2^{20}$

$$\begin{array}{l} 2^{21} \times 2^2 \text{ bank} \\ 2^{24} \times 2^3 \\ 2^4 \times 2^{20} \times 2^3 \end{array}$$

16 M x 8-bit 1 bank의 주소.
data bus의 width

$$16 \text{ M} \times 8\text{-bit} \times 4 \text{ bank}$$

$$= 16 \text{ M} \times 4 \text{ bank} \times 8\text{-bit} = 64 \text{ M} \times 8\text{-bit}$$

$$= 2^4 \cdot 2^{20} \cdot 2^2 \times 8\text{-bit} = 2^6 \cdot 2^{20} \times 8\text{-bit}$$

$$2^{26} \times 8\text{-bit}$$

→ address 26-bit

64 M x 4-bit
32 M x 8-bit
16 M x 16-bit

$$\left. \begin{aligned} 2^6 \cdot 2^{20} \cdot 2^2 &= 2^{28} \\ 2^5 \cdot 2^{20} \cdot 2^3 &= 2^{28} \\ 2^4 \cdot 2^{20} \cdot 2^4 &= 2^{28} \end{aligned} \right\} \begin{aligned} &2^8 \text{ M bit} \\ &= 256 \text{ M bit} \\ &\text{memory} \end{aligned}$$


	64 M x 4-bit	32 M x 8-bit	16 M x 16-bit
configuration	16 M x 4 x 4 bnk (4+20+2) bit	8 M x 8 x 4 bnk (3+20+2) bit	4 M x 16 x 4 bnk (2+20+2) bit
row addr	8K (13-bit)	8K (13-bit)	8K (13-bit)
bnk addr	4 (2-bit)	4 (2-bit)	4 (2-bit)
col addr	2K (11-bit)	1K (10-bit)	512 (9-bit)

26-bit


25-bit

24-bit


64 M x 4-bit






32 M x 8-bit



32 M x 8-bit



	64 M x 4-bit	32 M x 8-bit	16 M x 16-bit
configuration	16 M x 4 x 4 bnk (4+20+2) bit	8 M x 8 x 4 bnk (3+20+2) bit	4 M x 16 x 4 bnk (2+20+2) bit
row addr	8K (13-bit)	8K (13-bit)	8K (13-bit)
bnk addr	4 (2-bit)	4 (2-bit)	4 (2-bit)
col addr	2K (11-bit)	1K (10-bit)	512 (9-bit)
	26-bit	25-bit	24-bit




64-bit = 8 bytes

3-bit address




rank0

32 M x 8-bit




rank1

32 M x 8-bit



SPRAM



24bit address는
동시에 4개의
bank에
병렬로 입력된다


4개의 bank들이
1개의 data bus를
시간적으로 공유한다.

한번에 1개의 bank만
data bus를 사용가능

bank address positions



①




X

not used



②



OK

bank interleaving



③



OK



X



OK



OK



address

bank

↓	↓
0	b0
1	b1
2	b2
3	b3
4	b0
5	b1
6	b2
7	b3
8	b0
9	b1
10	b2
11	b3
12	b0
13	b1
14	b2
15	b3

address

bank

↓	↓
0	b0
1	b0
2	b1
3	b1
4	b2
5	b2
6	b3
7	b3
8	b0
9	b0
10	b1
11	b1
12	b2
13	b2
14	b3
15	b3

address

bank

↓	↓
0	b0
1	b0
2	b0
3	b0
4	b1
5	b1
6	b1
7	b1
8	b2
9	b2
10	b2
11	b2
12	b3
13	b3
14	b3
15	b3


b0	b1	b2	b3
0	1	2	3
4	5	6	7
8	9	10	11
12	13	14	15

b0	b1	b2	b3
0	2	4	6
1	3	5	7
8	10	12	14
9	11	13	15

b0	b1	b2	b3
0	4	8	12
1	5	9	13
2	6	10	14
3	7	11	15

fragmentation


bank interleaving




Bank Architecture

24-bit address

$$16M = 2^4 \cdot 2^{20} = 2^{24}$$



$$2^{24} = 2^{13} \cdot 2^{11}$$



$$\begin{array}{r} 13\text{-bit} \\ 11\text{-bit} \\ \hline 24\text{-bit} \\ + 2 \\ \hline 26\text{-bit} \end{array}$$


$$16K\text{bit} = 2K \times 8\text{-bit} \quad \text{linear memory array}$$

$$\frac{16K}{8} = 2K$$

row
13-bit

2K M address

$$\begin{aligned} 8K &= 2^{13} \\ &= 8192M \end{aligned}$$




SPRAM

DRAM과 같으나

(Row) & (Col)

Address Decoder 사용

Row & Col address 사용



→ 1-bit data access 가능

8-bit data access은
제한되는 8개
Copy가 필요

$$2^{24} = 2^{13} \cdot 2^{11}$$

row

$2^3 \cdot 2^{10}$
 $= 8K$


13-bit

col

$2^1 \cdot 2^{10}$
 $= 2K$


11-bit

- 총 8K개의 row가 있다.
- 각 row에는 16K bit가 저장된다.

$$16K \text{ bit} = 2K \times 8\text{-bit}$$


data bus가 8-bit 이므로
 $16K \text{ bit} / 8\text{-bit} = 2K \text{ 개가 있다.}$


개념적인 그림



linear array

8-bit

2^{11}



$2^{11} \times 8\text{-bit}$

$$2^4 = 13 + 11$$

address bus 2⁴ - bit


data bus 8-bit

2^{11}

← Col addr →

2^{13}

row
addr



16M x 8-bit

$$2^4 \cdot 2^{20} \\ = 2^{24} = 2^{13} \cdot 2^{11}$$

② Col Address를 선택한다

③ burst (sequential address)


① 먼저 access할
Row를 선택

(Row Addr)

"ACTIVATE"

time delay

row
addr
(13-bit)




Bank Interleaving


allows operations to 2 ~ 4 banks simultaneously

independent memory arrays
inside of a DRAM chip

1




2



OK

3




X not used

1

26-bit address


BANK SELECT



24-bit


13-bit row addr
11-bit col addr

↓
각 bank의 address 연결




bank
↑
2-bit

26-bit address bus = 3 x 8 + 2





$$2^{26} = 2^6 \cdot 2^{20} = 16M$$



26-bit

$$\begin{array}{l} 2 + 24 \\ \hline \text{bank} \quad \text{row} + \text{col} \\ (13) \cdot (11) \end{array}$$




0
1
2
3
bank

FF FF FF
00 00 00


2

26-bit address



OK



26-bit address bus = $3 \times 8 + 2$



0	00 00
	07 FF
1	08 00
	0F FF
2	10 00
	17 FF
3	18 00
	1F FF



26-bit address


$$2^{26} = 2^6 \cdot 2^{20} = 4\text{ M}$$

$$2^{13} = 2^3 \cdot 2^{10} = 8\text{ K}$$

$$\frac{2^{13} \cdot 2^{13}}{2^{13+13}} = 2^{26}$$

$$8\text{ K} \cdot 8\text{ K} = 64\text{ M} = 2^6 2^{20}$$

2^{13} M



$12+1$

W3
1500

3

26-bit address

X not used

← 26-bit →

24-bit



각 bank의 address 연결


2-bit



4개 bank들
1개 선택함

BANK SELECT

not used




16M x 8bit
bank 3

16M x 8bit
bank 2

16M x 8bit
bank 1

16M x 8bit
bank 0





26-bit address bus

$$= 3 \times 8 + 2$$



← 24-bit →

bank
↑
2-bit







Burst Read Mode



SDRAM




DDR





DDR2

$$7.5 \text{ ns} / 2 = 3.75 \text{ ns} \quad (266 \text{ MHz})$$



Burst Read Mode



각 Bank마다 1개의 col addr, row addr access가 존재
CAS latency hide

같은 bank 내의
같은 row에 있는


Burst Mode:

연속 전송 동작


한번 읽을 때 여러개의 13yte 들을
연속적으로 전송할 수 있다

P_0, P_1, P_2, P_3

burst length = 4




각 Bank에서 memory col addr, row addr
access 하므로 CAS latency hide



DDR (Double Data Rate)

SDRAM PC133 ~ 133 MHz

$$\frac{1}{133 \times 10^6} \text{ sec} = \frac{1}{133} \mu\text{sec} = 0.0075 \mu\text{sec} = 7.5 \text{ nsec}$$



7.5 ns 3) clock rising edge마다 64-bit data가 전송

burst Length = 8 byte

8 byte 전송 끝마치려면

$8 \times 7.5 = 60 \text{ ns}$ 필요

CAS latency $2 \times 7.5 = 15 \text{ ns}$

75 ns

SDRAM

↳ synchronous

Single

(Single Data Rate)




DDR (Double Data Rate)

DDR-266

clock은 $133\text{MHz} \times 2$

7.5ns. (133MHz)



{ rising edge
falling edge

CAS latency

2×7.5

data transf

$$60 / 2 = \frac{30}{45\text{ns}}$$


{ DDR-266 실제 clock은 133MHz
DDR-333 실제 clock은 166MHz
DDR-400 실제 clock은 200MHz

DDR 2

2 배 빠른 클럭 freq를 사용하는

DDR SDRAM.

$$7.5 \text{ ns} / 2 = 3.75 \text{ ns} \quad (266 \text{ MHz})$$



CAS latency

$$4 \times 3.75 = 15$$

data transfer

$$30 / 2 = \frac{15}{30 \text{ ns}}$$

google

Computer Organization in plain view

wikiversity.org


The necessities in Computer Organization

wikiversity.org

SDRAM

26-bit
address bus

8-bit
data bus




$$2^{24} = 2^6 \cdot 2^{18}$$

64M x 8bit
SDRAM

총 8-비트 입출력


64-bit PL



64-bit 입출력

$$\begin{aligned} &8 \times 64M \times 8bit \\ &2^3 \cdot 2^{16} \cdot M \times 8bit \\ &\hline &2^{19} \quad M \times 8bit \end{aligned}$$

512M x 8-bit



SIMM (Single In-line Memory Module)

8x8

DIMM (Dual In-line Memory Module)

0x8

SDRAM : 2 Gbit = 256M x 8bit

$$2 \cdot 2^{30} = 2^8 \cdot 2^{20} \cdot 2^3$$

$$\text{SIMM} = 8 \times \text{SDRAM} = 8 \times 256\text{M} \times 8\text{bit}$$

$$= 8 \times (2\text{G Bit})$$

$$= 16\text{G Bit}$$

$$= 2\text{G Byte}$$

memory rank

일반적으로 CPU — Memory 64-bit data 전송

데이터 입출력 width가 64-bit 단위로 되도록
구성된 module을 memory rank

JEDEC 정의 데이터 입출력 폭이 64-bit가
여러개의 메모리 칩을 사용하여
구성한 기억장치 module

각 rank에서 address 바다
64-bit씩 read/write 한다

$$\begin{aligned} \text{SDRAM} \cdot (\square \times \underline{4 \text{ bit}}) & 16 \text{ 개} \\ &= \underline{\square \times 64 \text{ bit}} \end{aligned}$$

$$\begin{aligned} \text{SDRAM} \cdot (\square \times \underline{8 \text{ bit}}) & 8 \text{ 개} \\ &= \underline{\square \times 64 \text{ bit}} \end{aligned}$$

Single rank module - 64-bit

rank가 1개

dual rank module - 64-bit X 2.

rank가 2개

