

Interrupts


Copyright (c) 2010-2016 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Please send corrections (or suggestions) to youngwlim@hotmail.com.

This document was produced by using OpenOffice.

Interrupt Overview



Interrupt Overview

An event that requires the CPU to stop the current program execution and perform some service related to the event.

ISR : Interrupt Service Routine / Interrupt Handler

Coordinates I/O activities and prevent the CPU from continuous checking events

Performs Time critical applications

Interrupt Overview

Interrupt Vector

the starting address of an interrupt service routine

Interrupt Vector Table

Table storing several interrupt vectors

Each entry represents an address of an ISR

Interrupt Enable Bit

Processor's bit

Used to selectively enable a device

If the enable bit is 0, processor ignores the interrupt request

Interrupt Flag Bit

Devices' bit


Used to get the processor's attention for it's service

Interrupt Overview


1. The device sets its flag bit
2. Upon detecting a flag is set, the microprocessor triggers an interrupt if the enable bit is also set
3. The processor status is saved automatically on the stack.
4. The Processor searches the appropriate interrupt vector
5. The processor jumps to the ISR.
6. At completing ISR, the special return instruction must be used to restore the saved processor status

HW & SW Interrupt


Asynchronous



Hardware Interrupt




≡




Synchronous




Software Interrupt



≡




Timer & Interrupt




Time Sharing


- Time Slice
- Round Robin Scheduling
- Context Switching



Interrupt Vector System



Vectored Interrupt Control Unit



References

- [1] <http://en.wikipedia.org/>
- [2] https://en.wikiversity.org/wiki/The_necessities_in_SOC_Design
- [3] https://en.wikiversity.org/wiki/The_necessities_in_Digital_Design
- [4] https://en.wikiversity.org/wiki/The_necessities_in_Computer_Design
- [5] https://en.wikiversity.org/wiki/The_necessities_in_Computer_Architecture
- [6] https://en.wikiversity.org/wiki/The_necessities_in_Computer_Organization
- [7] https://en.wikiversity.org/wiki/Understanding_Embedded_Software
- [8] Digital Systems, Hill, Peterson, 1987