# Memory Mapped IO

Young Won Lim 4/25/16 Copyright (c) 2010-2016 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Please send corrections (or suggestions) to youngwlim@hotmail.com.

This document was produced by using OpenOffice.

Young Won Lim 4/25/16 Based on

Chuck Benz ASIC and FPGA Design

csrGen - generate verilog RTL code for processor memory maps in ASIC/FPGA designs

http://asics.chuckbenz.com/

# **Memory Access Operations**





4

# Memory RD & WR Operations



## Memory-mapped IO Operations



### System Bus Interface



7

### Module Interface



#### Module Interface



#### References

- [1] http://en.wikipedia.org/
- [2] https://en.wikiversity.org/wiki/The\_necessities\_in\_SOC\_Design
- [3] https://en.wikiversity.org/wiki/The\_necessities\_in\_Digital\_Design
- [4] https://en.wikiversity.org/wiki/The\_necessities\_in\_Computer\_Design
- [5] https://en.wikiversity.org/wiki/The\_necessities\_in\_Computer\_Architecture
- [6] https://en.wikiversity.org/wiki/The\_necessities\_in\_Computer\_Organization
- [7] https://en.wikiversity.org/wiki/Understanding\_Embedded\_Software
- [8] Digital Systems, Hill, Peterson, 1987