

Microprogramming (3A)

Copyright (c) 2011-2016 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Please send corrections (or suggestions) to youngwlim@hotmail.com.

This document was produced by using LibreOffice and Octave.

Virtex FPGA RAM Memory

LUT RAM

```
module ram16x1(q, a, d, we, clk);
output q;
input d;
input [3:0]a;
input clk, we;

reg mem [15:0];

always @(posedge clk) begin
    if(we)
        mem[a] <= d;
end


assign q = mem[a];

endmodule
```

Synchronous Write


Asynchronous Read

Block RAM




<http://www-inst.eecs.berkeley.edu/~cs150>



Waveform Viewer Timing (2)



Waveform Viewer Timing (3)




LUT as a combination logic block



LUT : Async Read

Async READ




Address : Inputs


Data : Outputs

The outputs available in the same cycle where the inputs are applied



Combinational Logic Block :
A set of Boolean Functions




LUT Data Write



Block RAM as a sequencer



LUT as a next state logic



Block RAM as a sequencer

Examples

Examples

References

- [1] <http://en.wikipedia.org/>
- [2] M. M. Mano, C. R. Kime, "Logic and Computer Design Fundamentals", 4th ed.
- [3] D.M. Harris, S. L. Harris, "Digital Design and Computer Architecture"
- [4] M. G. Arnold, "Verilog Digital Computer Design : Algorithms into Hardware", 1999
- [5] F.P. Prosser, D.E. Winkel, "The Art of Digital Design : An Intro to Top-Down Design", 2nd ed, 1986