# Synchronizer

Copyright (c) 2011-2013 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Please send corrections (or suggestions) to youngwlim@hotmail.com.

This document was produced by using OpenOffice and Octave.

### **Propagation of Metastable States**



unrelated clock domain



violation of setup and hold time



### **Propagation of Metastable States**



# **Resolution Time**



unrelated clock domain





#### Synchronizer

# Waiting and Guarding FlipFlops

waiting for the metastable state to be resolved guarding all the rest gates





## **Resolution Time**

#### References

[1] http://en.wikipedia.org/

[2] M. M. Mano, C. R. Kime, "Logic and Computer Design Fundamentals", 4<sup>th</sup> ed.

[3] J. Stephenson, Understanding Metastability in FPGAs. Altera Corporation white paper. July 2009.