Min Max Timing

Young Won Lim 11/21/13 Copyright (c) 2011-2013 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Please send corrections (or suggestions) to youngwlim@hotmail.com.

This document was produced by using OpenOffice and Octave.

Max Path / Min Path





Rise / Fall Times



4

PVT Variation

Process

Voltage

Temperature

High temperatureMax delayLow temperaturemin delay

FF Output Delay



contamination delay

propagation delay

Path Delay



combinational logic delay

$$t_{cd} \leq t_{delay} \leq t_{pd}$$

min delay Max delay

Min Max Timing

Young Won Lim 11/21/13

Reg-to-Reg Delay (1)



Reg-to-Reg Delay (2)





Setup Time / Hold Time



Setup Time Violation



Hold Time OK



Hold Time Violation



Min Max Timing

Young Won Lim 11/21/13

Setup Time / Hold Time



Setup Time Violation

Resolution Time

References

[1] http://en.wikipedia.org/

[2] M. M. Mano, C. R. Kime, "Logic and Computer Design Fundamentals", 4th ed.

[3] J. Stephenson, Understanding Metastability in FPGAs. Altera Corporation white paper. July 2009.