

# Pipeline (5D)

---


Copyright (c) 2011-2016 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".


Please send corrections (or suggestions) to [youngwlim@hotmail.com](mailto:youngwlim@hotmail.com).

This document was produced by using OpenOffice and Octave.


# Tasks and Subtasks




# Task vs Time View (1)




# Task vs Time View (2)




# Compact Task vs Time View




# The Subtask Snapshot At time $t_4$




The subtask snapshot at time  $t_4$




# The Subtask Snapshot At time $t_5$




The subtask snapshot at time  $t_5$




# The Subtask Snapshot At time $t_6$




The subtask snapshot at time  $t_6$




# The Subtask Snapshot At time $t_7$




The subtask snapshot at time  $t_7$




## Time vs Subtask View (1)




# Time vs Subtask View (2)




# FlipFlop Based Pipeline (1)



# FlipFlop Based Pipeline (2)





# The FlipFlop Timing






# FlipFlops and Latches


D Type Master-Slave Flipflop




D Type Latches in series




# Latch Based Pipeline (1)



# Latch Based Pipeline (2)



# The Latch Timing



# Register Timing

---

## References

- [1] <http://en.wikipedia.org/>
- [2] <http://www.allaboutcircuits.com/>
- [3] W. Wolf, "Modern VLSI Design : Systems on Silicon"
- [4] N. Weste, D. Harris, "CMOS VLSI Design: A Circuits and Systems Perspective"
- [5] J. P. Uyemura, "Introduction to VLSI Circuits and Systems"
- [6] [https://en.wikiversity.org/wiki/The\\_necessities\\_in\\_SOC\\_Design](https://en.wikiversity.org/wiki/The_necessities_in_SOC_Design)
- [7] [https://en.wikiversity.org/wiki/The\\_necessities\\_in\\_Digital\\_Design](https://en.wikiversity.org/wiki/The_necessities_in_Digital_Design)
- [8] [https://en.wikiversity.org/wiki/The\\_necessities\\_in\\_Computer\\_Design](https://en.wikiversity.org/wiki/The_necessities_in_Computer_Design)
- [9] [https://en.wikiversity.org/wiki/The\\_necessities\\_in\\_Computer\\_Architecture](https://en.wikiversity.org/wiki/The_necessities_in_Computer_Architecture)
- [10] [https://en.wikiversity.org/wiki/The\\_necessities\\_in\\_Computer\\_Organization](https://en.wikiversity.org/wiki/The_necessities_in_Computer_Organization)