

Copyright (c) 2011-2016 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Please send corrections (or suggestions) to youngwlim@hotmail.com.

This document was produced by using OpenOffice and Octave.

#### Shift Register v.s. Pipeline Stage Register





#### FF and Register Timing





4

Decimal

#### **Bus Notation**



Decimal

## Register



Register (4A)

# FF Timing



input signal with a delay ignored (ideal case)

input signal with a delay explicitly shown

# **Register Timing**

input signal with a delay explicitly shown



input signal with a delay explicitly shown





## Shift Register Timing





Connected in serial, but parallel assignments









#### Rotate



## Divide By 2 with a Sign Extension



# **Toggling Input**



#### **Register with Parallel Load**



Register (4A)

#### **Ripple Counter**



Register (4A)

#### Synchronous Binary Counter



Register (4A)

#### References

- [1] http://en.wikipedia.org/
- [2] M. M. Mano, C. R. Kime, "Logic and Computer Design Fundamentals", 4<sup>th</sup> ed.
- [3] D.M. Harris, S. L. Harris, "Digital Design and Computer Architecture"