# Sequential Gates (3B)

Transistor Level Design

Copyright (c) 2011-2016 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Please send corrections (or suggestions) to youngwlim@hotmail.com.

This document was produced by using OpenOffice and Octave.

## D Latch with Mux (1)



## D Latch with Mux (2)





CLK



4

Sequential Gates (3B)

Young Won Lim 3/15/16

#### D Latch with Pass Gate (1)



#### D Latch with Pass Gate (2)



Sequential Gates (3B)

# D Flip Flop with Pass Gate (1)



# D Flip Flop with Pass Gate (1)



Sequential Gates (3B)

#### D Latch with Pass Gate (2)



Sequential Gates (3B)

Young Won Lim 3/15/16 CMOS Latches CMOS FlipFlops Pulsed Latches Latches and FlipFlops with a Reset Latches and FlipFlops with an Enable

#### References

- [1] http://en.wikipedia.org/
- [2] http://www.allaboutcircuits.com/
- [3] W. Wolf, "Modern VLSI Design : Systems on Silicon
- [4] N. Weste, D. Harris, "CMOS VLSI Design: A Circuits and Systems Perspective"
- [5] J. P. Uyemura, "Introduction to VLSI Circuits and Systems"
- [6] https://en.wikiversity.org/wiki/The\_necessities\_in\_SOC\_Design
- [7] https://en.wikiversity.org/wiki/The\_necessities\_in\_Digital\_Design
- [8] https://en.wikiversity.org/wiki/The\_necessities\_in\_Computer\_Design
- [9] https://en.wikiversity.org/wiki/The\_necessities\_in\_Computer\_Architecture
- [10] https://en.wikiversity.org/wiki/The\_necessities\_in\_Computer\_Organization