

Copyright (c) 2011-2016 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Please send corrections (or suggestions) to youngwlim@hotmail.com.

This document was produced by using OpenOffice and Octave.

Resistance



the derivative ${dV\over dI}$ may be most useful; this is called the "differential resistance".

$$I_{d} = k' \frac{W}{L} \left[(v_{gs} - v_{t}) v_{ds} - \frac{1}{2} v_{ds}^{2} \right]$$

I-V Characteristics



Slope

the derivative $\displaystyle rac{dV}{dI}$ may be most useful; this is called the "differential resistance".

Static & Derivative Resistance



The IV curve of a non-ohmic device (purple). Point A represents the current and voltage values right now. The **static resistance** is the **inverse slope** of line B through the origin. The **differential resistance** is the inverse slope of tangent line C. Static resistance (also called chordal or DC resistance) - This corresponds to the usual definition of resistance; the voltage divided by the current

$$R_{\text{static}} = \frac{v}{i}$$
.

 Differential resistance (also called dynamic, incremental or small signal resistance) Differential resistance is the derivative of the voltage with respect to the current; the slope of the IV curve at a point

$$R_{\text{diff}} = \frac{dv}{di}$$

nMOS Resistance



Transconductance Parameters



When
$$V_{GS} > V_t$$
 and $V_{DS} < (V_{GS} - V_t)$
$$I_d = \frac{k' \frac{W}{L}}{\left[(v_{gs} - v_t) v_{ds} - \frac{1}{2} v_{ds}^2 \right]}$$

When
$$V_{GS} > V_{t}$$
 and $V_{DS} \ge (V_{GS} - V_{t})$

$$I_d = \frac{1}{2} \frac{k' \frac{W}{L}}{L} (v_{gs} - v_t)^2$$

$$\beta_{p} = \frac{k'_{p} \left(\frac{W}{L}\right)_{p}}{\beta_{n}} \qquad \frac{1}{R_{p}}$$
$$\beta_{n} = \frac{k'_{n} \left(\frac{W}{L}\right)_{n}}{R_{n}}$$

Operating Points and Resistance



$$R_{5} < R_{4} < R_{3} < R_{2} < R_{1} < R_{0} = \infty$$



Voltage Divider Output



Transconductance and Transistor Size



Device R, C (2E)

10

Transconductance and Characteristic Curves



Transconductance and Switching



Transconductance Ratio and VTC



$$\beta_n > \beta_p \qquad \left(\frac{\beta_n}{\beta_p} > 1\right)$$

nMOS more easily turns on

 $V_{_{out}}$ easily becomes L, for a smaller $V_{_{in}}$

Characteristic Curves and VTC



Device R, C (2E)

Young Won Lim 4/8/16 Rn



$$\mathsf{R}_{n} \approx \frac{1}{\beta_{n}(\mathbf{v}_{gs} - \mathbf{v}_{t})}$$
$$\mathsf{R}_{\text{LIN}}$$
$$R_{n} \approx \frac{2}{\beta_{n}[2(\mathbf{v}_{gs} - \mathbf{v}_{t}) - \mathbf{v}_{ds}]}$$

When
$$V_{GS} > V_t$$
 and $V_{DS} < (V_{GS} - V_t)$
$$I_d = \frac{k' \frac{W}{L}}{\left[(v_{gs} - v_t) v_{ds} - \frac{1}{2} v_{ds}^2 \right]}$$

When
$$V_{GS} > V_{t}$$
 and $V_{DS} \ge (V_{GS} - V_{t})$

$$I_d = \frac{1}{2} \frac{k' \frac{W}{L}}{L} (v_{gs} - v_t)^2$$

$$I_d \approx k' \frac{W}{L} [(v_{gs} - v_t) v_{ds}] \quad v_{ds} < 1$$

$$R_n \approx rac{v_{ds}}{\beta_n [(v_{gs} - v_t)^2]}$$

Device R, C (2E)

 $\mathsf{R}_{_{\mathsf{SAT}}}$

Young Won Lim 4/8/16









By viewing the circuit as a voltage divider, the voltage across the capacitor is:

$$V_C(s) = \frac{1/Cs}{R + 1/Cs} V_{in}(s) = \frac{1}{1 + RCs} V_{in}(s)$$

and the voltage across the resistor is:

$$V_R(s) = \frac{R}{R+1/Cs} V_{in}(s) = \frac{RCs}{1+RCs} V_{in}(s)$$

$$V_C(t) = V \left(1 - e^{-t/RC} \right)$$
$$V_R(t) = V e^{-t/RC}.$$





Time Constant

Thus, the voltage across the capacitor tends towards V as time passes, while the voltage across the resistor tends towards 0, as shown in the figures. This is in keeping with the intuitive point that the capacitor will be charging from the supply voltage as time passes, and will eventually be fully charged.

These equations show that a series RC circuit has a time constant, usually denoted $\tau = RC$ being the time it takes the voltage across the component to either rise (across C) or fall (across R) to within 1/e of its final value. That is, τ is the time it takes V_C to reach V(1-1/e) and V_R to reach V(1/e).

The rate of change is a $\mathit{fractional}\left(1-rac{1}{e}
ight)$ per au. Thus, in going from

t=N au to t=(N+1) au , the voltage will have moved about 63.2% of

the way from its level at $t = N_T$ toward its final value. So C will be charged to about 63.2% after τ , and essentially fully charged (99.3%) after about 5_T . When the voltage source is replaced with a short-circuit, with C fully charged, the voltage across C drops exponentially with t from V towards 0. C will be discharged to about 36.8% after τ , and essentially fully discharged (0.7%) after about 5_T . Note that the current, I, in the circuit behaves as the voltage across R does, via Ohm's Law.





Simple Model



Simple Model



Transistor Parasitics



Transistor Parasitics





Wire Parasitics

wires vias transistors



Spice Model

wires vias transistors



Design Rule

wires vias transistors



References

- [1] http://en.wikipedia.org/
- [2] http://www.allaboutcircuits.com/
- [3] W. Wolf, "Modern VLSI Design : Systems on Silicon
- [4] N. Weste, D. Harris, "CMOS VLSI Design: A Circuits and Systems Perspective"
- [5] J. P. Uyemura, "Introduction to VLSI Circuits and Systems"
- [6] https://en.wikiversity.org/wiki/The_necessities_in_SOC_Design
- [7] https://en.wikiversity.org/wiki/The_necessities_in_Digital_Design
- [8] https://en.wikiversity.org/wiki/The_necessities_in_Computer_Design
- [9] https://en.wikiversity.org/wiki/The_necessities_in_Computer_Architecture
- [10] https://en.wikiversity.org/wiki/The_necessities_in_Computer_Organization
- [11] https://en.wikiversity.org/wiki/Verilog_programming_in_plain_view