Questions tagged [risc]
5 questions
10
votes
7 answers
How do 16-bit addresses work inside 8-bit data bus processors?
As a project I am building a small 8-bit RISC processor out of discrete ICs. I have 17 instructions and cannot fit all information into instructions that are only one byte, so I have been thinking about using a 16-bit address bus, instruction set…
David777
- 1,548
- 12
- 29
1
vote
0 answers
Access register values from a PicoBlaze / MicroBlaze soft processor
We are conducting research on the reliability of registers deployed in embedded RISC processors where the focus is to ensure the reliability of their contents during transient faults. To do this we need to be able to see register values that are…
David777
- 1,548
- 12
- 29
0
votes
1 answer
classic RISC pipeline: Why does memory access stage comes before register file write back?
Here are two confusions:
Instruction fetch step provides info on what's the op and in which register the data lies, but how does that data comes into those registers?
It seems that once the execution is done by the ALU, the register write back…
lousycoder
- 455
- 3
- 11
0
votes
4 answers
Question about PID control loop timing
For my project I am creating a RISC processing architecture on an FPGA that can perform various basic instructions like adding, multiplying, subtracting, storing and fetching from memory etc. To prove my architecture I am using these instructions to…
David777
- 1,548
- 12
- 29
-1
votes
1 answer
Is it true that CISC architectures generally consume more power than RISC architectures?
I keep hearing CISC architectures consume more power than RISC architectures. This is said to be the reason for using RISC architectures for low-power applications. I am a skeptic, I think it could be possible that the low-power consumption of RISC…
Shashank V M
- 2,279
- 13
- 47