Electrical Engineering Stack Exchange
Electrical Engineering Stack Exchange

Questions tagged [logic-hazard]

15 questions
4
votes
2 answers

How would one prove this quadrature decoder doesn't have any critical races or uncovered hazards or find them if it does?

How would one prove this quadrature decoder doesn't have any critical races or uncovered hazards or find them if it does? For example, there are low-going glitches on U2.Q and U3.Q but they seem to never appear simultaneously and they do not affect…
Pavel Stepanek
  • 293
  • 9
3
votes
3 answers

How do you fix the glitches in the following Karnaugh maps?

The following circuit is supposed to output 1 if the input is greater or equal than 1010 (decimal 10). The truth table is given and we are supposed to convert that to POS and SOP using Karnaugh maps. Here's the truth table with the minterms and the…
SilenceOnTheWire
  • 143
  • 5
2
votes
3 answers

What is the difference between a glitch and a hazard?

Both glitches and hazards seem to be very similar. Can the difference be explained with the help of an example?
AmazingMonk
  • 39
  • 5
2
votes
0 answers

Making aysnchronous sequential circuits hazard free

The problem I am stuck with requires me design a hazard free asynchronous sequential circuit for a given problem description. I have followed the routine steps as follows: I have obtained the primitive flow table from the problem description I have…
Archisman Pathak
  • 23
  • 3
2
votes
2 answers

Karnaugh Map race conditions with don't cares

Karnaugh maps show race conditions as adjacent minterms that are not covered in the same implicand. Take the following example: We have race conditions when moving from the blue implicand to the green one, and the blue implicand to the red one…
jeanluc
  • 137
  • 1
  • 3
1
vote
1 answer

minimize hazard free function

Given a function, e.g. \$y = f(x_0, x_1, x_2, x_3) = \sum m(0, 3, 4, 5, 6, 7, 8, 9, 11, 15)\$. How can i find the minimized function without hazards? I see this can be minimized using a Karnaugh map: \$\Rightarrow y = (x_1 x_0) + (\overline{x}_3…
upe
  • 113
  • 3
1
vote
1 answer

Is there any Static Hazard?

I read about Static Hazard. We know Static 1-hazard is: Input change causes output to go from 1 to 0 to 1. My note covers a Circuit as follows: My notes says: When B=C=D=1, for any changes in A values, it's probable to have Static Hazard 1. But I…
Michle Sipser
  • 13
  • 2
0
votes
1 answer

Is this a static 1 hazard?

Here the minterms of the SOP representation are ~A~C + AC (XNOR gate). However is there a static 1 hazard between the two terms? When the expression changes from ~A~C to AC, there could be small period where A goes from ~A to A but C has not moved…
user2277550
  • 131
  • 5
0
votes
0 answers

Why we can't do forward in RiscV?

While studying forwarding in RiscV cpu I saw the following claim: But I can't understand why we can't do forward in this case, why in different conditions we were able to do this and now we can't? It was mentioned that the reason is that clock time…
daniel
  • 21
  • 2
  • 6
0
votes
2 answers

What are common ways that modern processors handle data hazards with asynchronous registers

I'm trying to design a processor in VHDL. While the base instruction set is done, I'm having trouble building on top of it. Specifically, I'm implementing control and status registers (CSRs), which allows the system to be controlled to a greater…
tuskiomi
  • 585
  • 6
  • 23
0
votes
1 answer

Need help understanding how to calculate tpd while static hazards are involved

I need help understanding how to calculate tpd while static hazards are involved, Given this circuit: (the output F is constant 0) I found out that if X and Y are initated to 0 and we change Y to 1 we get an hazard after the AND gates (0->1->0)…
Idan Musayev
  • 3
  • 1
0
votes
2 answers

Is the TC ("terminal count") output of a 4-bit sync counter (74163) reasonably assumed to be glitch-free?

My gut tells me so, but the proof eludes me. Effectively this output is the AND of all four bits. These four bits go from 0 to 1 at very distinct times, assuming the counter is running at a reasonable clock rate. From this, I assume that the TC…
Aaron
  • 25
  • 4
0
votes
2 answers

Static Hazard in Specific Value or Any changes?

I have one solved problem, My teacher solved it as follows: and says with B=C=D=1 for change value of 'A' from one to zero we have Static-Hazard '1'. but I think we should say with B=C=D=1 for any change values of 'A' we have Static-Hazard…
Davied Zuhraph
  • 113
  • 3
0
votes
2 answers

Classification of logic hazards in combinatorial networks

I've got a doubt about the classification of logic hazards in combinatorial networks I could not dissipate searching the net. What I know is that: a static hazard happens when an input transition which should not trigger an output transition makes…
LorenzoDonati4Ukraine-OnStrike
  • 24,350
  • 5
  • 62
  • 107
-1
votes
2 answers

Can hazards increase switching time and/or number of switchings?

In connection with question CMOS gate logic switching time based on input vectors one of the answers mentioned hazards. Although the question was about the switching time, finally I did not find the answer to the question. Say, we have several…
katang
  • 101
  • 3