Electrical Engineering Stack Exchange
Electrical Engineering Stack Exchange

Questions tagged [hyperlynx]

For questions regarding the HyperLynx suite of PCB analysis and verification software.

HyperLynx is a suite of PCB analysis and verification software produced by Mentor Graphics. Products include:

  • HyperLynx SI to analyze signal integrity.
  • HyperLynx PI to model power distribution networks and noise propagation.
  • HyperLynx DRC to verify electrical rules for PCBs.
  • HyperLynx 3D EM for electromagnetic design and post-layout verification.
  • HyperLynx Thermal for 3D modeling of flow and thermal fields in PCB designs.
  • HyperLynx Analog for full board functional simulation with SPICE, VHDL, Verilog.

For further information see the PCB Analysis with HyperLynx page at Mentor Graphics.

12 questions
9
votes
1 answer

How Signal Integrity check in Altium Designer compares to HyperLynx?

I've finally discovered how to simulate high-speed signals propagation on PCB using Altium Designer, and it looks easy to use & convinient. I wonder, how close to reality results from Altium signal Integrity check (provided that PCB layers are set…
BarsMonster
  • 3,267
  • 4
  • 45
  • 79
3
votes
1 answer

No driver IC on net in Hyperlynx problem

I am getting the 'no driver IC on net' problem in Hyperlynx signal integrity software. Does anyone have any idea bout it? This is my PCB: It has an SMD connector and an AD9767 DAC. I have added the IBIs model to the pins of the DAC. Then I added…
Xavier Gonsalves
  • 53
  • 7
2
votes
1 answer

Length matching on DDR3 dataline in simulation for STM32MP1

I'm using HyperLynx to emulate my STM32MP157AAA3 small form factor system board with DDR3-1066 memory. When I use DDRx batch simulation: I confirmed that my ODT model is configured correctly. Use 48 ohm Z0 and 120 ohm ODT resistors. I found that…
AlanCui
  • 23
  • 4
2
votes
1 answer

How can I control the route to analyse with HyperLynx in a switch?

Good day to everyone. I recently started using HyperLynx from Mentor and I'm having difficulties in analyzing the signal-integrity of the signals due to having switches in the circuit. When I load the IBIS of the switch, it detect correctly the…
Dimitri
  • 184
  • 9
1
vote
1 answer

Alternative IBIS model for receiver

What do you do when you want to simulate a signal (i.e with Hyperlynx) but you can't find the IBIS model of the receiver chip? What parameters do you need? Where can you find them?
Jesus Castane
  • 1,442
  • 2
  • 12
  • 26
1
vote
1 answer

DDRx timing analysis

I have a question regarding timing analysis for DDR3 and DDR4 signals. How do we do timing analysis to see if all setup and hold requirements are fulfilled correctly, considering they have write levelling algorithms to take care as well. Suggeat…
P. Shubham
  • 11
  • 2
1
vote
1 answer

unwanted stimulus time offset in hyperlynx si

I am using hyperlynx-si to simulate the eye-diagram of a serial link in my design. I've took a 0.66 Gbps random pattern as the stimulus, but as can be seen in the picture, there is an unwanted 300ps offset in the signal just at the driver's output…
Mhagh
  • 11
  • 1
0
votes
0 answers

DC-Drop Hyperlynx Simulation: How to decrease current density in certain areas?

It's the first time I perform DC-Drop simulation in HyperLynx on the power planes of my designs, and I started to feel how much TH vias get in the way of current path in power planes. Intuitively, I started thinking about some instructions that I…
Firas Abd El Gani
  • 1,021
  • 7
  • 15
0
votes
0 answers

How to add an S-model of a capacitor to HyperLynx simulation?

I am struggling with the problem described in the title. I have the s-model of a capacitor I incuded in my design (.s2p series model for a capacitor put at the output pins of an IC in an LVDS line). I would like to include it with the nonidealities…
ald1
  • 1
  • 1
0
votes
0 answers

How to calculate target impedance for the power trace if it is connected to multiple loads?

In this image, the source 3.3V, which is going to three loads(U1,U2,U3), that consumes current of 2A,0.5A and 1A respectively, As the total current is 3.5A. Lets consider allowable ripple, U1-2% U2-3% U3-5% Then calculating targeting…
Selva97
  • 533
  • 3
  • 12
0
votes
1 answer

How to select the model selector for TI IBIS model of DRA725?

Following is the IBIS model selector section for the DRA725 SoC in IBIS file. Currently, I do SI analysis of DRA725 with Mentor HyperLynx SI, Intention is to select the right model selector. What to be selected and what should be the selection…
vt673
  • 897
  • 3
  • 13
  • 27
0
votes
1 answer

IBIS model of capacitors

I have started the design of a high speed digital design multi-gbps interfaces. I would like to use Altium designer for PCB analysis (signal integrity). But I am wondering if altium uses the IDEAL model of a capacitor for simulation. The…
dopamine
  • 33
  • 5