Questions tagged [generic]
11 questions
3
votes
1 answer
passing Synplify options from Lattice Diamond TCL code
I would like to pass, from the TCL file that is commanding the Diamond tool of Lattice, some options to the Synplify synthesis tool.
E.g.: It is possible to set a value of the VHDL generic at toplevel in the…
vermaete
- 380
- 3
- 15
3
votes
1 answer
VHDL Unconstrained port in a entity
I've a problem with the definition of an entity. I'm writing a wrapper that accepts several generic. Among these generic there are some boolean values that have the function to enable or disable the transmission of some input signal to the output of…
haster8558
- 221
- 3
- 8
2
votes
1 answer
VHDL: Does VHDL allow enum to be passed to generic?
Is it true that one can pass boolean, integer and its subtypes as well as std_logic_vectors as generic to a VHDL entity?
Does this list also include enum types, which is user defined i.e describe an enum in package and then include it in the entity…
quantum231
- 11,218
- 24
- 99
- 192
1
vote
1 answer
Using VHDL integer_vector for a block ram type, how to restrict the integer range?
Trying to simply infer block rams in a design with varying depths and widths. I'd like to have one ram definition since it is going to use a vendor specific attribute and it seems like a good idea to keep it confined to one module.
Using…
gnuarm
- 187
- 11
1
vote
1 answer
Create array of std_logic_vector in VHDL with increasing bit-width based on generic parameter
I have following scenario
I[n] = nth Data Input, where n=1 to N
W = bit width of I[n]
A[k] = output of a signed adder, where k = 1 to N-1
I want to use my signed adders in following way:
A[1] = I[1] + I[2]
A[2] = A[1] + I[3]
A[3] = A[2] +…
nurabha
- 887
- 4
- 14
- 29
1
vote
1 answer
VHDL unranged integer input ports bad practice?
I'm designing a customizeable interpolation filter and I'm looking for the best way to pass the coefficients (rather supporting points) to the filter. Below you see the current implementation.
package lin_interpol_filter_unsigned_pack is
…
Andy Ef
- 113
- 1
- 10
1
vote
1 answer
Antenna transmission when a generic signal is applied
In a basic course of Electromagnetic Field, we arrived to introduce antennas. We studied the behaviour of the antenna by computing the electric field created when a sinusoidal input (the current flowing in a dipole) is applied to the dipole. I have…
Stefanino
- 616
- 4
- 16
0
votes
4 answers
Measure capacitors in parallel and series to increase precision?
I measure a capacitor \$C_1\$ with an instrument that has a tolerance of measurement \$\pm 5\%.\$ I do the same with another cap \$C_2\$. Then I put \$C_1\$ and \$C_2\$ in parallel (values add up) and measure both of them with the same instrument.…
0
votes
1 answer
Feature 'logo/labels' on cases of self made devices
Not really an electronics question however has something to do with the tech you have used for your own projects. For example, on any consumer device with USB support, Bluetooth, HDMI 2.x etc there is a tech feature logo/label present that indicate…
Codebeat
- 1,317
- 1
- 11
- 35
0
votes
2 answers
Verilog Generic Multiplexer - synthesis warning and simulation compile error using Xilinx ISE 14.7 "Port must not be declared to be an array"
I am pretty new to Verilog. I wrote a description for a generic multiplexer in Verilog as follows:
module mux_generic
#(parameter BUS_WIDTH = 4,
parameter SEL = 5 )
( input wire [BUS_WIDTH-1:0] data_in [(2**SEL)-1:0],
input wire [SEL-1:0]…
nurabha
- 887
- 4
- 14
- 29
0
votes
1 answer
Xilinx ISE, expression not globally static inside generic map
Is this expression allowed inside Xilinx ISE:
generic map (record1.field1'length) ??
Previously I have defined record:
type test_record is record
field1 : std_logic_vector(31 downto 0);
field2 : std_logic_vector(31 downto 0);
end…
Zo Ki
- 1