Electrical Engineering Stack Exchange
Electrical Engineering Stack Exchange

Questions tagged [ddr2]

34 questions
9
votes
1 answer

Is there a PCB-layout related reasoning behind DDR memory package and footprint?

BGA DDR packages have a unique footprint. There are two columns of pads on both sides of the device, and an empty column in between. Is there a reasoning behind the placement of these pads (in terms of PCB layout), or is this just a consequence of…
SomethingBetter
  • 2,260
  • 7
  • 26
  • 33
9
votes
2 answers

Why are All DDRs' (DDR, DDR2, DDR3) Internal Clock Set to 200MHz?

If we see the DDR Upgrade technology explain below the internal clock of all DDR is set to 200 MHz. DDR For example,DDR-400 Efficient frequency data bus is 400 MHz True clock rate (IO buffer frequency) is 200 MHz Internal clock rate of DDR memory is…
Sanjeev Kumar
  • 1,474
  • 11
  • 19
6
votes
3 answers

DDR(2-4) Training and Length Matching

Today I learned about the concept of memory training for DDR2, 3, and 4 (I'm not sure if DDR1 has it). The purpose of memory training is to correct for skew in data, address, and command bits being sent between controller and memory (presumably…
cr1901
  • 494
  • 3
  • 12
5
votes
2 answers

waveforms showing effect of trace-length matching for SHORT ddr/ddr2/ddr3 traces?

I've seen lots of waveform plots that illustrate the beneficial effect of things like on-die termination, and the effect is unmistakable. For example, see page 6 of this Micron technical note. I'm also easily convinced that trace length-matching…
lamont cranston
  • 173
  • 5
5
votes
2 answers

First DDR2 Layout - How much of a data lane must have the same reference?

Doing my first DDR2 layout and I'm hitting some conflicting requirements. I have dogbones to an internal ground-referenced layer, and then short top layer traces at the other end going from the other via to the DDR2 pins. I my second data lane…
Rudolf
  • 51
  • 1
4
votes
1 answer

Why do DDR RAMs have both xDQ and xDM signals?

DDR2 RAMs have these control signals RAS, CAS - address strobes UDQ, LDQ - byte strobes WE - write enable UDM, LDM - write mask Why do we need UDM and LDM? Can't you write a byte by asserting WE and only one DQ? Here's a link to a typical data…
Mark Sullivan
  • 43
  • 3
4
votes
1 answer

Crosstalk on PCB

I am currently working on a PCB with DDR2 on it. We are bringing out the DDR2 CLK, DQS signals using pogo pins to make some timing measurements. The length of the pins are about 5 cm. The problem is that every time the pogo pins make contact with…
Sdatt
  • 41
  • 1
4
votes
1 answer

Will DDR2 memory work with DM pins tied to LOW, if no data masking is required?

I have a board with the LDM and UDM pins swapped. If they are tied to low, will the memory still 'work', given that data is always written to mod 4 addresses and always using all 4 bytes? Memory is Micron MT47H32M16HR-25E.
user3812
  • 410
  • 4
  • 6
4
votes
1 answer

Do DDR2 chips and controllers have on-die termination?

I am going to try to interface a low-speed 8-bit DDR2 chip with an FPGA, and I've got some questions crucial to make it work: Is that correct that there is on-die termination on both DDR2 memory and controllers (an Altera Cyclone 3 FPGA in my case),…
BarsMonster
  • 3,267
  • 4
  • 45
  • 79
3
votes
3 answers

what is the most difficult part of creating a DDR2 or DDR3 memory controller inside an FPGA?

In this day and age we can just use the memory IP provided to us by the FPGA vendor be it a soft IP or hard IP. This makes it almost trivial to communicate with high speed memory devices like DDR2 and DDR3 RAMs from the FPGA side. The PCB layout is…
gyuunyuu
  • 1,933
  • 7
  • 31
3
votes
3 answers

DDRx Memory: Memory Clock vs I/O Bus Clock?

When referring to DDR/DDR2/DDR3/DDR4 memories, I am not able to understand the difference between memory clock and I/O clock. As per: https://en.wikipedia.org/wiki/Double_data_rate DDR-200 - Memory Clock = 100 MHz, I/O Bus Clock = 100 MHz; DDR2-800…
LoveEnigma
  • 693
  • 3
  • 8
  • 17
3
votes
1 answer

Can I use full-size 64/72 bit DDR2/DDR3 memory module with CycloneV hardware controller of 24 + 24 bits?

I thinking of using Cyclone V FPGA and its hardware memory controller: There is "Cyclone V FPGA Multiport Memory Controller" document from…
osgx
  • 665
  • 1
  • 10
  • 19
2
votes
1 answer

DDR2 memory addressing error

I have a Freescale MPC8640-based board with 4 Micron DDR2 chips of 128Mx16 density (total of 1GB) attached to it. The memory has been mapped to address range from 0x0000_0000 to 0x3FFF_FFFF. While testing the memory, we found that "Address test"…
Avin
  • 569
  • 5
  • 16
2
votes
1 answer

What is DDR software leveling?

What is DDR software leveling ? How it is different from DDR2 and DDR3 ? Why it is required and important ? Is there a hardware leveling ? I have found some explanation here about DDR3 and a general one here but it is not clear for software guys…
Abdurahman
  • 131
  • 6
2
votes
2 answers

How DDR2 SDRAM works?

I have the Xilinx Spartan-3AN Starter Kit and I need to use the on board DDR2 SDRAM (MT47H32M16CC-XX). Until now I only used Static RAM and this type of memory is new for me. Can someone explain me how this memory works? What are the differences…
Oceanic815
  • 1,179
  • 1
  • 11
  • 19
1
2 3