Questions relating the recovery of timing information in serial communications.
Questions tagged [clock-recovery]
15 questions
6
votes
4 answers
Reconstructing Clock for Serial Signal
Suppose that I have a serial signal (example below), which is transmitted without an accompanying clock signal, I would like find a circuit (using discrete components / ICs, possibly an FPGA, but not a microcontroller) to reconstruct the clock for…
Keegan Jay
- 1,280
- 1
- 11
- 28
4
votes
4 answers
In clock recovery, how is the recovered clock used to recover data?
I've been refreshing my memory on clock recovery, and I've hit some issues trying to understand how the recovered clock can be practically used to latch data bits from the input data stream.
For simplicity, let's assume a NRZ line code, such as…
cr1901
- 494
- 3
- 12
4
votes
1 answer
Displayport clock recovery
The displayport protocol runs at a fixed frequency of either 1.62GHz, 2.7GHz, or 5.4GHz. The pixel stream (strm_clk) it carries runs at an arbitrary frequency and is likely to be asynchronous to the link clock (link_clk). The receiver is supposed to…
Ran
- 41
- 3
2
votes
0 answers
Designing circuit of clock recovery from data line
I am currently struggling with the following challenge.
In the system I am currently designing, the transmitting device is equipped with an image sensor with MIPI output (1 data line, 12 Mbit data rate). The camera is configured to send data…
piotr
- 115
- 4
2
votes
2 answers
What kind of PLL is used to recover the clock from E.G. USB 2.0 data stream
I would like to create a communication protocol to connect two FPGAs. I would like it to be fairly fast, (a couple of 100s of Mbps) but only use a single differential pair.
This kind of thing is possible. USB 2.0 uses a single differential pair, and…
Rocketmagnet
- 26,933
- 17
- 92
- 177
2
votes
1 answer
SyncE over wireless?
Doesn't look like "Synchronous Ethernet" exist over wireless like it does on wired. Is there any technical reason for it not existing?
On wired, Synchronous Ethernet transfers a 125 MHz master clock to the children for synchronization. Is there any…
John Grad 2020
- 21
- 3
1
vote
1 answer
Transmitting high-speed PWM over RF
First, let me apologize in advance if this isn't the correct exchange to post this question on.
I have a 50 MHz PWM signal (it's actually a 50 MHz 50% DC clock with a 1PPS clock embedded with PWM) that I would like to transmit over the 2.4 GHz ISM…
aerophage
- 11
- 1
1
vote
3 answers
crystal oscillator as backup (or with sync)
I have a device that generates a 49.152MHz frequency, but depending on its status it can cut it off from time to time. This frequency synchronizes my MCU's audio devices, but it must never be stopped.
Is there a device like this:
Or like this:
Or…
mastupristi
- 131
- 4
0
votes
1 answer
Clock data recovery waveform
I've read that a CDR block recovers clock from the data stream. Clock Data Recovery
Can someone show me a waveform on how its done? Like the carrier wave and modulation wave in FM and AM techniques, is the data signal (modulation wave) superimposed…
user220456
0
votes
1 answer
Modelling digital DLL for CDR for simulation/modelling purposes only
I have done a Verilog module for clock and data recovery (CDR) using DLL ( this is for simulation purposes only) I used Modelsim for simulation. In the transmitter (Tx), I only have a (clock that has a random phase shift) and random data both going…
Hammam
- 11
- 2
0
votes
1 answer
Disadvantages of DLL clock generators compared to PLL
I've been learning from many publications that DLLs offer various advantages over PLLs, such as low-jitter performance and fast locking. So, recently, DLLs have been used for local clock generation in various applications too (edge combining DLL or…
Andrea Toffanin
- 167
- 2
- 6
0
votes
0 answers
Bit banging synchronous serial protocol on SAME70
I am trying to implement synchronous Serial protocol with SAME70 using board SAME70-XPLD. For that I need to generate clock of 2MHz. For that I am using TC module running at MCK/8 = 18.75MHz (MCK set to 150MHz), configured in compare mode. At each…
Sidk
- 161
- 1
- 4
- 11
0
votes
1 answer
Ethernet PHY clock and sync
I have a general question about reference clocks for ethernet PHYs.
The PHYs I have seen so far require an external clock source like a xtal or other singleended clock (in addition to the clk lines used by the data transmission protocols).
I assume…
0x4859
- 3
- 3
-1
votes
1 answer
How do I know when I have to use clock domain crossing?
What is the reason behind clock domain crossing? When do I use it?
Do I use it only when I am transferring data from one CLK to another?
GOTLN TFT
- 3
- 2
-1
votes
1 answer
Could someone explain what is clock data recovery?
I have read that clock data recovery is essential for decoding signals, for instance decoding output of rotary encoders
But I don't know how it helps to decode signals.
Any hint or reference would be welcome
veronika
- 412
- 1
- 7
- 17