3

I'm using a PCF8574 to sink current from an LED. The PCF8574 VDD is 3V3, but the LED is sourcing from 5V.

I think voltage drop on the LED is around 2V, so if I understand correctly, then the IO IC should be sinking only around 3V. I believe datasheet specifies +.5V is allowed over VCC on inputs, so after the drop this is well within tolerance by my understanding. Is that the correct way to look at this, or should I really be protecting the IO IC with an NPN in case the LED fail closed/shorted? I'm trying to avoid adding transistors if I don't need them.

It's a bit easier to source from 5V as this is directly from a buck converter, but the 3V3 comes from a regulator. I could source the LED from 3V3 but I'd prefer to source from 5V for efficiency.

Sink LED from 5V

PCF8574

Edit: 500mA on the 3V3 is what the regulator is able to deliver, in case you're wondering.

Nick Bolton
  • 2,043
  • 8
  • 31
  • 1
    Is it ever possible, even under transient conditions, for the +5V to be present when the 3.3V rail is 0V? Much less likely if the 3.3V is derived from the +5 via a linear regulator, but not all systems are so simple. – Spehro Pefhany Nov 04 '22 at 13:29
  • 1
    That was my concern, along with the LED's parasitic capacitance making a very brief 5V pulse possible. But JM's answer shows that this "is supported" later in the datasheet. So apparently those pins are latchup-immune. I wonder if that is "immune" like how [no-clean flux](https://electronics.stackexchange.com/questions/159492/chipquick-smd291-no-clean-paste-flux-conductive) is really no-clean? – rdtsc Nov 04 '22 at 13:32

1 Answers1

4

That scenario is supported and even recommended in the TI datasheet (page 16, figure 20).

Device supplied by lower voltage

Nick Bolton
  • 2,043
  • 8
  • 31
Justme
  • 127,425
  • 3
  • 97
  • 261
  • Aha! Thanks, page 16. I missed that. I only paid attention to figure 19 where both are VCC. – Nick Bolton Nov 04 '22 at 13:22
  • As an aside, I tried to understand why the 100k R is needed in fig 19, but couldn't quite wrap my head around the datasheet explanation... any chance you know about this too? – Nick Bolton Nov 04 '22 at 13:55
  • 1
    @NickBolton Yes, it is exactly same reason why CMOS inputs should not be held right at the input threshold. If you connect LED to same 3.3V supply voltage, it will develop some voltage over it, pulling the IO pin voltage lower. As an input voltage floats at about mid-supply, both the input PMOS and NMOS transistors are half-on and current flows from VCC to GND. – Justme Nov 04 '22 at 14:22
  • I wonder if figure 20 also applies to sinking current from other parts, such as a 5V buzzer. – Nick Bolton Nov 04 '22 at 15:30
  • 1
    Unlikely. The section 9.2.1.1 only talks about driving LEDs. A 5V buzzer would likely just leak current into 3.3V IO pin. – Justme Nov 04 '22 at 15:37