The Synopsys Synplify Pro is used internally to carry out synthesis in Libero and probably other places. Is there a method to assign a tcl or python script to be executed just before or just after synthesis?
A script that runs just before synthesis can be used to generated compile date and time into a VHDL file that will then be compiled into the project.