10

There's an urban legend that some version of Intel Pentium chip had "Bill sux" caption somewhere on the circuit. The legend is accompanied with this picture:

enter image description here

Now let's assume for a moment that the legend is in fact true.

How realistic is the picture? Specifically why are all the elements of the same color? Why don't traces differ in color from the surroundings?

sharptooth
  • 12,374
  • 26
  • 83
  • 144
  • Why does someone claims it is "off topic" I wonder?... – sharptooth Dec 06 '12 at 11:01
  • 1
    Bill Sux? I thought it was the other way around. – Anindo Ghosh Dec 06 '12 at 11:39
  • 1
    If it is a picture taken with an electron microscope you can't expect natural colors. As much as I know a EM only provides intensities (Of course the output can be transformed somehow into a colored picture) – Curd Dec 06 '12 at 11:50
  • I wonder if a tiny "cosmetic" feature on a semiconductor at that nano scale could actually cause some glitches, noise, probably not shorts, but imagine someone added something that actually cost millions in losses at the fab. Job of person who added the graffiti? Toast. If so, it would be a reason why no semiconductor designer would want to mess with such "silly" things. – Warren P Dec 06 '12 at 16:39
  • @Warren P: Here's a closely related question about the similar aspect http://electronics.stackexchange.com/q/50695/3552 – sharptooth Dec 07 '12 at 07:01
  • @WarrenP Interesting thought, I would think it could. Not to mention, at best, it is just another place for something to go wrong. – Garrett Fogerlie Dec 17 '12 at 08:24
  • Why bother with color. If this is inside a chip, why are drill holes there? Drilled vias are not used on silicon. Also the pads are not round in the silicon layout. – Chetan Bhargava Jan 12 '13 at 19:21

3 Answers3

15

It is a hoax, you can read more at Snopes and here.

But to add a bit of info, the story became popular in 1998, so the scale they would be working in was at best 250 nano-meters, so the picture would have been taken with an electron scope.

Here is the original picture:

enter image description here

The image is a clever digital manipulation of an image that appears on the cover of Darrell Duffie's book

...

It's a clever prank playing off the idea that a couple of Apple aficionados could surreptitiously sneak an anti-Bill Gates message onto the world's most popular CPU, where it could be seen only through a powerful microscope, but it's a hoax.

Here's another link with more information.

Semiconductor manufacturing improvements by year:

10 µm — 1971
3 µm — 1975
1.5 µm — 1982
1 µm — 1985
800 nm (.80 µm) — 1989
600 nm (.60 µm) — 1994
350 nm (.35 µm) — 1995
250 nm (.25 µm) — 1998
180 nm (.18 µm) — 1999
130 nm (.13 µm) — 2000
90 nm — 2002
65 nm — 2006
45 nm — 2008
32 nm — 2010
22 nm — 2012

Garrett Fogerlie
  • 4,958
  • 1
  • 22
  • 47
7

Possibilities:

  • That's an electron microgram rather than a microscope shot, and inherently not in colour; the orange fringes are computerised false colour or a production artefact.

  • You're looking at a top layer protective conformal coating of some sort (thin layer of silicon dioxide?)

  • Feature size is below the wavelength of visible light, so reflected colour is meaningless; you would instead see diffraction patterns (this is why you get very colourful pictures of non-magnified semiconductor wafers)

For more of this sort of thing, see http://micro.magnet.fsu.edu/creatures/logoindex.html

pjc50
  • 46,540
  • 4
  • 64
  • 126
2

This will be a "Meta" answer referring to the other answers to correct some misconceptions.

During VLSI manufacture different resolutions of lithography are used at the various levels and ONLY the most modern and most finest details are used at the the GATE definition level. Even steps previous to the Poly Silicon definition are done with older lithography tools (like active area definition STI - LOCOS etc.).

The reason is very simple, why use the most advanced (and thus most expensive) tools that use the most expensive masks to define layers that inherently need less resolution?

Indeed, top Metal tends to be very thick to support more current to prevent electro-migration and to reduce resistance of the power rails.

For example, in a 180 nm process the gate is defined using KrF laser based lithography @ 248 nm with a 5X phase change mask. This is also used for contacts. Metal 1 might be done in a stepper than is using i-line @ 365nm and also a 5X mask, but with no phase correction applied.

The point being, top layers of the chip are much much lower resolution and much much higher pitch than what the process is "defined as" - and even that definition gets funky a lot of the time.

Top metal might be have a minimum features size as large as 3um in that 180 nm process above, I checked.

Top Die passivation is typically either Si3N4 or polyimide. Which has been removed in those pictures.

So the most probable thing is that those pictures are actually visible light pictures taken in a microscope. The colors may be because the structures height are on the order of the wavelength of light and have diffractive effects. But since we don't have scale it's not safe to be definite.

But it could be a ElectronMicrograph which has been colorized for "prettiness". It does seem to come from a cover of a book, and who knows what teh art department does there.

So I'm not willing to say one of the other that it is either optical or SEM. @W5VO observes that the depth of field seems too large for optical, and I agree. BUt we don't know scale here, those structure could easily be 10's of microns given the era.

Never heard of an electron microgram - under standard naming conventions that would translate into a "small electron message" I also can't find links to any thing mentioning that. So I'd love to hear what that might be.

placeholder
  • 29,982
  • 10
  • 63
  • 110