0

On various technology (discrete, ASIC, FPGA), I'd like to know if the asynchronous signals set and reset are always present on D (edge-triggered) flip-flops. If not how the reset process can be handled ?

JCLL
  • 387
  • 3
  • 14

1 Answers1

1

I believe FPGAs always have an asynchronous reset for the whole device, as part of the programming process. I don't know whether you can always wire individual async resets to individual cells.

In ASIC technology, the cell libraries have the option of flops with and without asynchronous reset. Which one gets used depends on what you asked for in Verilog. If you didn't design in a reset, you don't get one.

You could have a synchronous reset instead: Reset: synchronous vs asynchronous

By "discrete", do you mean 74-series style individual devices?

Community
  • 1
pjc50
  • 46,540
  • 4
  • 64
  • 126
  • Recent FPGAs (like for the last 10 years or more) from the major vendors offer a choice of asynchronous or synchronous reset **or** clear on every flip-flop. Usually the power up state must be chosen to correspond to whether you use the reset or clear function. – The Photon Nov 07 '12 at 16:51
  • yes, discrete means individal devices, for me – JCLL Nov 11 '12 at 20:28